A new low-voltage CMOS 1-bit full adder for high performance applications
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 21-24
Tóm tắt
In this paper, a new low-voltage high-performance CMOS 1-bit full adder circuit is proposed. The new design is derived by combining XOR (XNOR) gates, used in the conventional full adder, and transmission gates. The proposed full adder can provide full voltage swing at a low supply voltage and offers superior performance in both power and speed than the conventional full adder, the transmission full adder, and the low-voltage full adder. Based on the simulation results performed by HSPICE, the new low-voltage design consumes minimal power and has a minimal power-delay product in the TSMC 0.35 /spl mu/m process, as supply voltage varies from 3.3 V to 2 V. Also, the new cell is demonstrated to consume minimal power as adopted in a 4/spl times/4 bit carry-save array adder, and a 4/spl times/4 bit pipelined carry-save array adder.
Từ khóa
#Adders #Low voltage #Very large scale integration #Power supplies #Power dissipation #CMOS technology #Digital signal processing #Batteries #Circuit synthesis #Energy consumptionTài liệu tham khảo
abu, 1996, An Efficient Low Power Basic Cell for Adders, 38th Midwest Symposium on Circuits and Systems. Proceedings, 306
10.1109/GLSV.1997.580416
10.1109/43.863642
fayed, 2001, A low power 10-transisror full adder cell for embedded architectures, IEEE International Symposium on Circuits and Systems, 226
shams, 2000, A novel highperformance CMOS 1-bit full-adder cell, IEEE Trans on Circuits and Systems II Analog and Digital Signal Processing, 478, 10.1109/82.842117
10.1109/4.126534
lu, 2001, A novel 10-transisitor low-power high-speed full adder cell, Proc 6th Int Conf Solid-State Integrated-Circuit Technology, 1155
10.1109/4.133177
10.1109/JSSC.1984.1052168
uyemura, 1988, Fundamentals of MOS Digital Integrated Circuits, 136