A low power CMOS adaptive line equalizer for fast Ethernet
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 129-132
Tóm tắt
An analog adaptive line equalizer has been developed for 155 Mbps fast Ethernet data communication up to 100 m UTP (unshielded twisted pair) cable. The proposed adaptive equalizer is designed for the 0.35 /spl mu/m CMOS process. The designed equalizer has low power consumption (19 mW) and small silicon area (0.07 mm/sup 2/).
Từ khóa
#Ethernet networks #Communication cables #Bandwidth #Filters #Transfer functions #Frequency #Adaptive equalizers #Poles and zeros #Circuits #Data communicationTài liệu tham khảo
10.1109/ISCAS.1997.608690
azadet, 2000, A gigabit transceiver chip set for UTP CAT-6 cables in digital CMOS technology, Solid-State Circuits Conference 2000 Digest of Technical Papers ISSCC 2000 IEEE International, 306
lee, 2001, A 125·MHz CMOS mixed-signal equalizer for Gigabit Ethernet on copper wire, Custom Integrated Circuits 2001 IEEE Conference on, 131
babanezhad, 0, A 3.3V Analog Adaptive Line-Equalizer for Fast Ethernet Data Communication, IEEE 1998 Custom Integrated Circuits Conference, 343
10.1109/82.746667
kelly, 2000, A mixed-signal DFE/FFE receiver for 100Base-TX applications, Solid-State Circuits Conference 2000 Digest of Technical Papers ISSCC 2000 IEEE International, 310
10.1109/4.557638
10.1109/ISCAS.2001.921819
shoval, 0, A CMOS mixed-signal 100 Mh/s receive architecture for fast Ethernet, Custom Integrated Circuits 1999 Proceedings of the IEEE 1999, 253
baker, 0, An adaptive cable equalizer for serial digital video rates to 400Mb/s, ISSCC 1996, 174