A V-driver circuit for lowering power of sub-0.1/spl mu/m bus
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 267-270
Tóm tắt
A bus driver circuit which reduces the power dissipation of interconnects is described. The proposed V-driver prevents simultaneous signal transitions of opposite direction. Simulated results show up to 42.2% power reduction for 65 nm CMOS technology. A test chip was fabricated and measured. The results show a 10.7% power reduction at 100 MHz, 1.0 V operation.
Từ khóa
#Driver circuits #Timing #Capacitance #Inverters #Wire #Mirrors #Circuit simulation #Shape #Recycling #DelayTài liệu tham khảo
10.1145/378239.379056
10.1109/LPE.2001.945433
kahng, 1998, Interconnect tuning strategies for high-performance res, DATE, 422
hirose, 2000, A bus delay reduction technique considering crosstalk, DATE, 441, 10.1145/343647.343815
0
10.1145/383082.383185
10.1109/CICC.2000.852716