A CMOS low-IF programmable gain amplifier with speed-enhanced DC offset cancellation
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 133-136
Tóm tắt
This paper presents a programmable gain amplifier (PGA) for a dual band (GSM900/DCS1800) low-IF receiver. It uses a negative feedback approach to achieve the high linearity requirement. In addition to the amplifier, anti-alias filtering and DC offset removal are included for the subsequent IF signal processing. A dual-bandwidth algorithm is developed to speed up the settling time on DC removal. A modified Sallen-Key filter helps to provide better than 40 dB anti-aliasing and blocker attenuation near the sampling frequency of 13 MHz. The overall PGA gain varies from 0 dB to 46 dB with 2 dB per step. With a 0.25 /spl mu/m CMOS process, this device dissipates 10.3 mW from a 2.7 V supply voltage.
Từ khóa
#Electronics packaging #Signal processing algorithms #Dual band #Negative feedback #Linearity #Filtering #Filters #Attenuation #Signal sampling #FrequencyTài liệu tham khảo
chunlei, 2000, A Low-Power High-Linearity CMOS Basband Filter for Wideband CDMA Applications, IEEE ISCAS, ii-152
10.1109/4.545818
razavi, 2000, Design of Analog CMOS Integrated Circuits
lutz, 2000, Adaptive Dual-Loop Algorithm for Cancellation of Time-Varying Offsets in Direct Conversion Mixers, IEEE Radio and Wireless Conference, 215
razavi, 1998, RF Microelectronics