A 64 bit parallel CMOS adder for high performance processors
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 205-208
Tóm tắt
A fast 64 bit parallel binary adder for high performance microprocessors and DSP processors is described. It is implemented in UMC 2.5 V 0.25 /spl mu/m 1-poly 5-metal CMOS technology. A new adder architecture with four stages of dynamic logic is proposed, based on the modification of Kogge and Stone algorithm. Efficiently using dynamic compound gates, clock-delayed dynamic logic and FET scaling technique, the new adder architecture achieved good performance. The addition latency is 700 ps, 20% faster than that of the conventional architecture adder. The area of the adder is 0.16 mm/sup 2/, similar to that of the conventional one.
Từ khóa
#CMOS process #Adders #CMOS technology #Computer architecture #Microelectronics #Digital signal processing #CMOS logic circuits #Clocks #Delay #FETsTài liệu tham khảo
10.1109/TC.1982.1675982
hennessy, 1999, Computer Organization & Design the Hardware/Software Interface
10.1109/4.236178
10.1109/TC.1973.5009159
10.1109/ARITH.2001.930129
10.1109/12.165399
lindkwist, 1995, Dynamic CMOS Circuit Techniques for Delay and Power Reduction in Parallel Adder, 16th Conference on Advanced Research in VLSI, 121
bernstein, 1998, High Speed CMOS Design Styles
naffziger, 1996, A Sub-Nanosecond O.5um 64b Adder Design, IEEE International Solid-State Circuits Conference, 362
10.1109/4.340419
kazu, 1985, FET Scaling in Domino CMOS Gates, IEEE Journal of Solid-State Circuits, sc 20, 1067
10.1109/4.509867