Mobility analysis of surface roughness scattering in FinFET devices

Solid-State Electronics - Tập 62 - Trang 195-201 - 2011
Jae Woo Lee1,2, Doyoung Jang1,2, Mireille Mouis1, Gyu Tae Kim1, Thomas Chiarella3, Thomas Hoffmann3, Gérard Ghibaudo1
1IMEP-LAHC, INPG/MINATEC, 3 Parvis Louis Néel, BP 257, 38016 Grenoble, France
2School of Electrical Engineering, Korea University, Seoul 136-701, Republic of Korea
3IMEC, Kapeldreef 75, B-3000 Leuven, Belgium

Tài liệu tham khảo

<http://www.itrs.net> Colinge, 2007, Microelectron Eng, 84, 2071, 10.1016/j.mee.2007.04.038 Vinet, 2005, IEEE Electron Dev Lett, 26, 317, 10.1109/LED.2005.846580 Choi, 2002, Solid State Electron, 46, 1595, 10.1016/S0038-1101(02)00111-9 Lukyanchikova, 2009, Appl Phys Lett, 95, 10.1063/1.3180703 Guo, 2008, Solid State Electron, 52, 1889, 10.1016/j.sse.2008.06.055 Liu, 2005, Microelectron Eng, 80, 390, 10.1016/j.mee.2005.04.014 Lee, 2003, IEEE Electron Dev Lett, 24, 186, 10.1109/LED.2003.809526 McLarty, 1995, Solid State Electron, 38, 1175, 10.1016/0038-1101(94)00248-E Ong, 1987, IEEE Trans Electron Dev, 34, 2129, 10.1109/T-ED.1987.23207 Gondran, 2004, Integrat Adv Micro-Nanoelectron Dev-Crit Issues Solut, 811, 365 Tang, 2009, IEEE Trans Nanotechnol, 8, 611, 10.1109/TNANO.2009.2021064 Saitoh M, Nakabayashi Y, Itokawa H, Murano M, Mizushima I, Uchida K, et al. Short-channel performance and mobility analysis of 〈110〉; -and 〈100〉-oriented tri-gate nanowire MOSFETs with raised source/drain extensions. In: VLSI technology (VLSIT), symposium on; 2010. p. 169–70. Dupre, 2008, Proc ULIS, 133 Bennamane, 2009, Solid State Electron, 53, 1263, 10.1016/j.sse.2009.09.032 Irisawa, 2008, IEEE Silicon Nanoelectron Workshop, 3 Collaert N, Demand M, Ferain I, Lisoni J, Singanamalla R, Zimmerman P, Yim YS, Schram T, Mannaert G, Goodwin M, Hooker JC, Neuilly F, Kim M C, De Meyer K, De Gendt S, Boullart W, Jurczak M, and Biesemans S. In: Symposium on VLSI technology, digest of technical papers; 2005. p. 108–9. Miyaji K, Saitoh MI, Nagumo T. Hiramoto T. Jpn J Appl Phys Part 1 – Reg Pap Brief Commun Rev Pap 2005;44:2371–5. Klaassen, 1986, Solid State Electron, 29, 787, 10.1016/0038-1101(86)90180-2 Lu, 2008, Appl Phys A, 91, 287, 10.1007/s00339-008-4396-3 Su, 1994, IEEE Trans Electron Dev, 41, 69, 10.1109/16.259622 Balestra F. Nanoscale CMOS: innovative materials, modeling, and characterization. London, UK, Hoboken, NJ: ISTE, Wiley; 2010. Reichert, 1996, IEEE Trans Electron Dev, 43, 1394, 10.1109/16.535324 Lime, 2003, Solid State Electron, 47, 1617, 10.1016/S0038-1101(03)00176-X Ghibaudo G, Mouis M, Pham-Nguyen L, Bennamane K, Pappas I, Cros A et al. Electrical transport characterization of nano CMOS devices with ultra-thin silicon film. In: International workshop on junction technology, IWJT 2009; 2009. p. 58–63. Jeon, 1989, IEEE Trans Electron Dev, 36, 1456, 10.1109/16.30959 Takagi, 1994, IEEE Trans Electron Dev, 41, 2357, 10.1109/16.337449 Takagi, 1994, IEEE Trans Electron Dev, 41, 2363, 10.1109/16.337450 Gamiz, 2003, J Appl Phys, 94, 392, 10.1063/1.1577227 Pirovano, 2000, IEEE Trans Electron Dev, 47, 718, 10.1109/16.830985 Satô, 1971, Phys Rev B, 4, 1950, 10.1103/PhysRevB.4.1950 Yang, 2003, IEEE Electron Dev Lett, 24, 339, 10.1109/LED.2003.812565 Iyengar, 2007, IEEE Trans Electron Dev, 54, 1177, 10.1109/TED.2007.894937 Rudenko, 2008, IEEE Trans Electron Dev, 55, 3532, 10.1109/TED.2008.2006776