A reconfigurable data-flow architecture for a class of image processing applications
ICCSC'02. 1st IEEE International Conference on Circuits and Systems for Communications. Proceedings (IEEE Cat. No.02EX605) - Trang 460-463
Tóm tắt
This paper aims to device an architecture which uses the capability of asynchronous concurrency of the data flow architecture as well as spatial parallelism of SIMD machines for a class of image processing applications using reconfigurable processing elements (RPE). Overall processing speed is enhanced by: (a) concurrent functioning of the RPE; and (b) replacing software execution of signal processing functions by hardware approach using FPGA as RPE. Thus, a hybrid architecture, which functions as a data flow machine at a functional level and exploits the capability of spatial parallelism by incorporating modified SIMD concepts is presented.
Từ khóa
#Image processing #Signal processing algorithms #Concurrent computing #Parallel processing #Computer architecture #Signal processing #Hardware #Data flow computing #Application software #Field programmable gate arraysTài liệu tham khảo
10.1109/ISCA.1989.714524
10.1109/2.303620
choudhary, 1988, A Parallel Processing Architecture for an Integrated Vision System, Proceedings of the 1988 International Conference on Parallel Processing, 383
dougherty, 1987, Matrix Structured Image Processing
hwang, 1985, Computer Architecture and Parallel Processing
10.1109/76.388062
10.1109/5.92038
sinha, 1999, Asynchronous SIMD - A New Architecture For A Class Of Image Processing Applications, proc Fifth National Conf On Communication, 287
10.1109/79.708541
villasenor, 1997, Configurable Computing
10.1145/74925.74931
10.1109/MC.1980.1653418
10.1109/TC.1981.1675732
kung, 1988, VLSI Array Processor
dennis, 1995, Stream Data types for signal processing, Advanced Topics in Dataflow Computing and Multithreading