The gate misalignment effects of the sub-threshold characteristics of sub-100 nm DG-MOSFETs
Proceedings 2002 IEEE Hong Kong Electron Devices Meeting (Cat. No.02TH8616) - Trang 91-94 - 2002
Tóm tắt
In this paper, simulation results of the gate misalignment effects on the sub-threshold characteristics of asymmetric (ADG) and symmetric (SDG) double-gate MOSFET (DG-MOSFET) in the sub-100 nm regime are presented. Gates alignment in DG-MOSFETs becomes more and more difficult as devices are scaling down in non-self-aligned double-gate processes. The results show that gate misalignment effects are not as serious as generally expected and 60-80% misalignment is considered to be tolerable in some circuit applications.
Từ khóa
#Fabrication #MOSFET circuits #Medical simulation #Threshold voltage #Inorganic materials #Computational modeling #Computer simulation #Costs #Protection #Dielectric constantTài liệu tham khảo
lee, 1999, Super Self-Aligned Double-Gate (SSDG) MOSFETs Utilizing Oxidation Rate Difference and Selective Epitaxy, IEDM Tech Deg, 71
hergenrother, 2001, 50nm Vertical Replacement-Gate (VRG) nMOSFETs with ALD HfO2 and Al2O3 Gate Dielectrics, IEDM Tech Dig, 51
choi, 2001, Nanofabrication Technologies and Novel Device Structures for Nanoscale CMOS
10.1109/16.249482
wong, 1994, Design and Performance Considerations for Sub-0.1um Double-Gate 501 MOSFET's, IEDM Tech Dig, 747
10.1109/IEDM.1992.307422