A novel systolic VLSI architecture for fast RSA modular multiplication

Min-Sup Kang1, F.J. Kurdahi2
1Department of Computer Science & Engineering, Anyang University, Anyang, Gyeonggi, South Korea
2Department of Electrical & Computer Engineering, University of California, Irvine, CA, USA

Tóm tắt

In this paper, we present a novel systolic VLSI architecture for performing fast modular multiplication in RSA cryptosystem. First, we propose a modified version of Montgomery's modular multiplication algorithm using a precomputed addition result, and then the proposed algorithm is mapped onto linear systolic arrays of processing elements for modular multiplication. Our implementation results have shown that the proposed systolic VLSI architecture is suitable for implementing high performance RSA cryptosystem, compared to conventional Montgomery's algorithm.

Từ khóa

#Very large scale integration #Public key cryptography #Computer architecture #Hardware #Systolic arrays #Computer science #Data communication #Business #Digital signatures #Arithmetic

Tài liệu tham khảo

10.1049/el:19981299 su, 1999, An improved Montgomery's algorithm for high-speed RSA piblic-key cryptosystem, IEEE Trans on VLSI System, 7 yang, 1998, A new RSA cryptosystem hardware design based on Montgomery's algorithm, IEEE Trans on Circuit and Systems-II, 45 kang, 1999, Systolic array based on fast modular multiplication algorithm for RSA cryptosystem, Proc IEEE TENCON, 305 10.1109/92.585224 10.1109/12.210181 10.1109/12.277287 koc, 1995, RSA hardware implementation, RSA Lab ko, 1991, Bit-level systolic arrays for modular multiplication, Journal of VLSI Signal Processing, 3, 215, 10.1007/BF00925832 takenaka, 1993, A study of efficient RSA encryption algorithm suitable for network key management(in Japanese), Tech Report IEICE IN-9315, 11 10.2307/2007970 10.1109/TIT.1985.1057074 10.1145/359340.359342 iwamura, 1992, Systolic arrays for modular exponentiation using Montgomery method, Proc EURO-CRYPT'92, 477