A 5.5 GHz prescaler in 0.18 /spl mu/m CMOS technology
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 69-72
Tóm tắt
A high-speed dual-modulus divide-by-32/33 prescaler (DMP) has been fabricated in a standard 0.18 /spl mu/m CMOS process. It consists of a divide-by-4/5 synchronous divider implemented in MOS current-mode logic and a divide-by-8 asynchronous counter realized in differential cascode voltage-switch logic. A fully differential architecture is adopted, which offers immunity against noise, fabrication process and supply voltage variation. The measured operating frequency range is from 4.6 to 6.2 GHz, making it suitable for WLAN applications. Including the buffers, the circuit draws about 29 mA from a 1.8 V power supply and occupies less than 1 mm/sup 2/ die area.
Từ khóa
#CMOS technology #CMOS logic circuits #Voltage #CMOS process #Counting circuits #Circuit noise #Fabrication #Frequency measurement #Wireless LAN #Power suppliesTài liệu tham khảo
musiecr, 2000, MOS Current Mode Logic for Low Power, Low Noise CORDIC Computation in Mixed-Signal Environments, Proc 2000 Int l Symp Low Power Electronics and Design, 102, 10.1145/344166.344532
10.1109/22.899957
chan, 2002, Design of a High-Speed Prescaler
de muer, 1998, A single-ended 1.5GHz 8/9 dual-modulus prescaler in 0.7µm CMOS with low phase noise and high input sensitivity, Proc 1998 European Solid-State Circuits Conference, 256
jan, 1996, A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-µm CMOS, IEEE J Solid-State Circuits, 31, 890, 10.1109/4.508200
10.1109/4.568848