45nm/32nm CMOS – Challenge and perspective

Nii H, et al. A 45nm high performance bulk logic platform technology (CMOS6) using ultra high NA (1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL. In: IEDM Tech Dig; 2006. p. 685–8. <http://www.itrs.net>. Mistry K, et al. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. In: IEDM Tech Dig; 2007. p. 247–50. Hoyt JL, et al. Strained silicon MOSFET technology. In: IEDM Tech Dig; 2002. p. 23–6. Ghani T, et al. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors. In: IEDM Tech Dig; 2003. p. 978–80. Ootsuka F, et al. A highly dense, high-performance 130nm node CMOS technology for large scale system-on-a-chip application. In: IEDM Tech Dig; 2000. p. 575–8. Yang HS, et al. Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing. In: IEDM Tech Dig; 2004. p. 1075–7. Chen CH, et al. Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-si device application. In: Dig of Tech Papers, Symp on VLSI Tech; 2004. p. 56–57. Sleight JW, et al. Challenges and opportunities for high performance 32nm CMOS technology. In: IEDM Tech Dig; 2006. p. 697–700. Oishi A, et al. High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique. In: IEDM Tech Dig; 2005. p. 229–32. Itoh, 2002, 10–15nm Ultrashallow junction formation by flash-lamp annealing, Jpn J Appl Phys, 41, 2394, 10.1143/JJAP.41.2394 Shima A, et al. Ultra-shallow junction formation by non-melt laser spike annealing for 50-nm gate CMOS. In: Dig of Tech Papers, Symp on VLSI Tech; 2004. p. 174–5. Oishi A, et al. High performance CMOSFET technology for 45nm generation. In: Dig of Tech Papers, Symp on VLSI Tech; 2004. p. 166–7. Josse E, et al. A cost-effective low power platform for the 45-nm technology node. In: IEDM Tech Dig; 2006. p. 693–6. Miyashita T, et al. High-performance and low-power bulk logic platform utilizing FET specific multiple-stressors with highly enhanced strain and full-porous low-k interconnects for 45-nm CMOS technology. In: IEDM Tech Dig; 2007. p. 251–4. Komoda T, et al. Mobility improvement for 45nm node by combination of optimized stress control and channel orientation design. In: IEDM Tech Dig; 2004. p. 217–20. Matsunaga N, et al. BEOL process integration technology for 45nm node porous low-k/copper interconnects. In: Proc of IITC; 2005. p. 6–8. Nakamura N, et al. A plasma damage resistant ultra low-k hybrid dielectric structure for 45nm node copper dual-damascene interconnects. In: Proc of IITC; 2004. p. 228–30. Mimotogi S, et al. Performance of immersion lithography for 45-nm-node CMOS and ultra-high density SRAM with 0.25μm2. In: Proc of SPIE; 2007. p. 6520–8. Watanabe T, et al. Impact of Hf concentration on performance and reliability for HfSiON-CMOSFET. In: IEDM Tech Dig; 2004. p. 507–10. Fenouillet-Beranger C, et al. Fully-depleted SOI technology using high-K and single-metal gate for 32nm node LSTP applications featuring 0.179μm2 6T-SRAM bitcell. In: IEDM Tech Dig; 2007. p. 267–70. Chudzik M, et al. High-performance high-k/metal gate for 45nm CMOS and beyond with gate-first processing. In: Dig of Tech Papers, Symp on VLSI Tech; 2007. p. 194–5. Tsuchiya Y, et al. Practical work function tuning based on physical and chemical nature of interfacial impurity in Ni-FUSI/SiON and HfSiON systems. In: IEDM Tech Dig; 2006. p. 231–4. Wu SY, et al. A 32nm CMOS low power SoC platform technology for foundry applications with functional high density SRAM. In: IEDM Tech Dig; 2007. p. 263–6. Yasutake N, et al. A high performance pMOSFET with two-step recessed SiGe-S/D structure for 32nm node and beyond. In: Proc of ESSDERC; 2006. p. 77–80. Usui T, et al. High performance ultra low-k (k=2.0/keff=2.4)/Cu dual-damascene interconnect technology with self-formed MnSixOy barrier layer for 32nm-node. In: Proc of IITC; 2006. p. 216–18. Boeuf F, et al. 0.248μm2 and 0.334μm2 Conventional Bulk 6T-SRAM bit-cells for 45nm node low cost – general purpose applications. In: Dig of Tech Papers, Symp on VLSI Tech; 2005. p. 130–1. Yasutake N, et al. A hp 22nm node low operating power (LOP) technology with sub-10nm gate length planar bulk CMOS devices. In: Dig of Tech Papers, Symp on VLSI Tech; 2004. p. 84–5. Chang L, et al. Stable SRAM cell design for the 32nm node and beyon. In: Dig Tech Papers, Symp on VLSI Tech; 2005. p. 128–9. Takeyama Y, et al. A low leakage SRAM macro with replica cell biasing scheme. In: Dig of Tech Papers, Symp on VLSI Circ; 2005. p. 166–7.