11.5ns 1M x 1/256K x 4TTL BiCMOS SRAM's with voltage- and temperature-compensated interfaces

Urakawa1, Matsui2, Suzuki2, Sato2, Hamano3, Kato4, Ochri
1TOSMBA Corp.
2Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan
3Toshiba Microcomputer Engineering Corporation, Kawasaki, Japan
4ULSl Laboratory, Toshiba Corporation, Kawasaki, Japan

Tóm tắt

In high speed SRAM's a ground bounce noise caused by package lead inductance is serious limitation of access time.

Từ khóa

#Random access memory #BiCMOS integrated circuits #Temperature dependence #Delays #Current mirrors #Thermal stability #Photomicrography

Tài liệu tham khảo