0.9-V sense-amplifier-based reduced-clock-swing MTCMOS flip-flops
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 271-274
Tóm tắt
Scaling-down V/sub DD/ as well as adopting a reduced-swing clock simultaneously is the key technique proposed in this work which results in remarkable power reduction for VLSI chips. Several configurations of 0.9-V MTCMOS (multi-threshold CMOS) flip-flops with reduced clock-swing (RCSFFs) are investigated in this work. By using the MVT technique, and the pulsed-low reduced-swing clock, the performance of the master stage of the new low-V/sub DD/ RCSFF is improved significantly. If the slave stage is constructed with the low-V/sub T/ SR latch, the new RCSFF is even 5% faster and 10% more power efficient than the low-V/sub DD/ full-clock-swing FF. If the slave stage is constructed with the MVT improved SR latch, the new RCSFF does not require a standby-controlled PMOS and is 18% faster than the low-V/sub DD/ RCSFF with a high well bias and 15% more power efficient than the low-V/sub DD/ full-clock-swing flip-flop.
Từ khóa
#Flip-flops #Clocks #Energy consumption #Threshold voltage #MOS devices #CMOS technology #Wires #Pulse circuits #Master-slave #LatchesTài liệu tham khảo
yan, 2000, Low clock-swing conditional-precharge flip-flop for more than 30% power reduction, Electronics Letters, 36, 785, 10.1049/el:20000491
10.1109/4.668997
10.1109/4.871328
0, Technical digest of TSMC 0 25-?m ASIC process
10.1109/4.845191
10.1145/309847.309974
vladimir, 1999, Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems, IEEE J Solid-State Circuits, 34, 536, 10.1109/4.753687
wang, 2000, Design of 3- V 300-MHz low-power 8-b-8-b pipclincd multiplier using pulse-triggered flip-flops, IEEE J Solid-Suite Circuits, sc 35, 83s