Influence of different abstractions on the performance analysis of distributed hard real-time systemsDesign Automation for Embedded Systems - Tập 13 - Trang 27-49 - 2008
Simon Perathoner, Ernesto Wandeler, Lothar Thiele, Arne Hamann, Simon Schliecker, Rafik Henia, Razvan Racu, Rolf Ernst, Michael González Harbour
System level performance analysis plays a fundamental role in the design process
of hard real-time embedded systems. Several different approaches have been
presented so far to address the problem of accurate performance analysis of
distributed embedded systems in early design stages. The existing formal
analysis methods are based on essentially different concepts of abstraction.
However, the influ... hiện toàn bộ
EditorialDesign Automation for Embedded Systems - - 2002
Petru Eles, Zebo Peng
Reducing the complexity of instruction-level power models for VLIW processorsDesign Automation for Embedded Systems - Tập 10 - Trang 49-67 - 2006
A. Bona, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon
Aim of this paper is to propose a high-level power exploration framework based
on an instruction-level energy model for VLIW (Very Long Instruction Word)
architectures. More specifically, the present paper deals with the reduction of
the complexity of the energy model of K-issue VLIW processors from exponential
with respect to the number of operations within the Instruction Set O(⫨ISA⫨ K )
to quad... hiện toàn bộ
Energy efficient scheduling algorithm for the multicore heterogeneous embedded architecturesDesign Automation for Embedded Systems - Tập 22 - Trang 1-12 - 2018
P. Anuradha, Hemalatha Rallapalli, G. Narsimha
In the world of embedded architectures, energy consumption and the reliable
performance are the two important parameters where the limelight of the research
is required. When embedded architectures are used as the Internet of Things,
these two parameters plays the very important role in the better performance.
Several algorithms have been designed for the energy consumption in the embedded
archite... hiện toàn bộ
A hardware/software partitioning method based on graph convolution networkDesign Automation for Embedded Systems - Tập 25 - Trang 325-351 - 2021
Xin Zheng, Shouzhi Liang, Xiaoming Xiong
Hardware/software (HW/SW) partitioning is the crucial step in HW/SW co-design,
which can significantly reduce the time-to-market and improves the performance
of an embedded system. Due to that the majority of previous works have large
exploration time and generate often low-quality solutions for large scale
systems, we propose a fast HW/SW partitioning approach based on graph
convolution network (... hiện toàn bộ
SRCP: sharing and reuse-aware replacement policy for the partitioned cache in multicore systemsDesign Automation for Embedded Systems - Tập 25 - Trang 193-211 - 2021
Soma Niloy Ghosh, Lava Bhargava, Vineet Sahula
Although multi-core processors enhance the performance yet the challenge of
estimating Worst-Case Execution Time (WCET) of a task remains in such systems
due to interference in shared resources like Last Level Caches (LLC). Cache
partitioning has been used to reduce the interference problem by isolating the
shared cache among each thread to ease the WCET estimation. However, it prevents
informatio... hiện toàn bộ