Vulnerability assessment of fault-tolerant optical network-on-chips

Abdollahi, 2020, Insertion loss-aware application mapping onto the optical Cube-Connected Cycles architecture, Comput. Electr. Eng., 82, 106559, 10.1016/j.compeleceng.2020.106559 Abdollahi, 2016, Clustering effects on the design of opto-electrical network-on-chip, 427 Abdollahi, 2012, ONC3: All-optical NoC based on cube-connected cycles with quasi-DOR algorithm, 296 Abellán, 2016, Adaptive tuning of photonic devices in a photonic NoC through dynamic workload allocation, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 36, 801, 10.1109/TCAD.2016.2600238 Ahmed, 2015, Hybrid photonic NoC based on non-blocking photonic switch and light-weight electronic router, 56 Baharloo, 2020, ChangeSUB: A power efficient multiple network-on-chip architecture, Comput. Electr. Eng., 83, 10.1016/j.compeleceng.2020.106578 Bahirat, 2016, A software framework for rapid application-specific hybrid photonic network-on-chip synthesis, Electronics, 5, 21, 10.3390/electronics5020021 Bakhtiar, 2017, Reliable communications in optical network-on-chip by use of fault tolerance approaches, Opt.- Int. J. Light Electron Opt., 137, 186, 10.1016/j.ijleo.2017.03.015 Beigi, 2016, Therma: Thermal-aware run-time thread migration for nanophotonic interconnects, 230 Bergman, 2014, Photonic Network-on-Chip Design, 10.1007/978-1-4419-9335-9 Borkar, 2013, Role of interconnects in the future of computing, J. Lightwave Technol., 31, 3927, 10.1109/JLT.2013.2283277 Chan, 2010, Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis, J. Lightwave Technol., 28, 1305, 10.1109/JLT.2010.2044231 Chen, 2015, Managing laser power in silicon-photonic NoC through cache and NoC reconfiguration, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 34, 972, 10.1109/TCAD.2015.2402172 Chen, 2013, TWC-based approach for improving communication reliability in Optical Network-on-Chip, 1 Chen, 2013, Process variation in silicon photonic devices, Appl. Opt., 52, 7638, 10.1364/AO.52.007638 Chittamuru, 2016, PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs, 1 Demir, 2016, SLaC: Stage laser control for a flattened butterfly network, 321 Dick, 1998, TGFF: task graphs for free, 97 Farrokhbakht, 2016, TooT: an efficient and scalable power-gating method for NoC routers, 1 E. Fusella, A. Cilardo, PhoNoCMap : an application mapping tool for photonic networks-on-chip, in: Design, Automation & Test in Europe Conference & Exhibition, DATE, 2016, 2016, pp. 289–292. Fusella, 2016, Crosstalk-aware automated mapping for optical networks-on-chip, ACM Trans. Embedded Comput. Syst., 16, 1, 10.1145/2930666 Fusella, 2016, H2ONoC: A hybrid optical–electronic NoC based on hybrid topology, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 25, 330, 10.1109/TVLSI.2016.2581486 Fusella, 2016, Minimizing power loss in optical networks-on-chip through application-specific mapping, Microprocess. Microsyst., 43, 4, 10.1016/j.micpro.2016.01.014 Fusella, 2018, Reducing power consumption of lasers in photonic NoCs through application-specific mapping, ACM J. Emerg. Technol. Comput. Syst., 14, 1, 10.1145/3173463 Ghane, 2014, An opto-electrical NoC with traffic flow prediction in chip multiprocessors, 440 Guo, 2018, A novel IP-core mapping algorithm in reliable 3D optical network-on-chips, Opt. Switch. Netw., 27, 50, 10.1016/j.osn.2017.08.001 Guo, 2015, Reliable routing in 3D optical network-on-chip based on fault node reuse, 92 Jamilan, 2017, Cache energy management through dynamic reconfiguration approach in opto-electrical NoC, 576 Jokar, 2020, Baldur: A power-efficient and scalable network using all-optical switches, 153 Koohi, 2011, All-optical wavelength-routed NoC based on a novel hierarchical topology, 97 Koohi, 2011, Hierarchical opto-electrical on-chip network for future multiprocessor architectures, J. Syst. Archit., 57, 4, 10.1016/j.sysarc.2010.07.003 Koohi, 2012, Scalable architecture for a contention-free optical network on-chip, J. Parallel Distrib. Comput., 72, 1493, 10.1016/j.jpdc.2012.02.003 Koren, 2010 Li, 2013, Impact of thermal effect on reliability in optical network-on-chip, Opt.- Int. J. Light Electron Opt., 124, 4172, 10.1016/j.ijleo.2012.12.050 Li, 2012, Reliability modeling and management of nanophotonic on-chip networks, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 20, 98, 10.1109/TVLSI.2010.2089072 Liu, 2017, Quantitative modeling of thermo-optic effects in optical networks-on-chip, 263 Maqsood, 2018, Energy and communication aware task mapping for MPSoCs, J. Parallel Distrib. Comput., 121, 71, 10.1016/j.jpdc.2018.03.010 Meyer, 2017, Fault-tolerant Photonic Network-on-Chip, 281 M.C. Meyer, A.B. Ahmed, Y. Tanaka, A.B. Abdallah, On the design of a fault-tolerant photonic network-on-chip, in: IEEE International Conference on Systems, Man, and Cybernetics, SMC2015, At Hong Kong, No. October, 2015. Meyer, 2016, Microring fault-resilient photonic network-on-chip for reliable high-performance many-core systems, J. Supercomput. Meyer, 2018, SAFT-PHENIC: a thermal-aware microring fault-resilient photonic NoC, J. Supercomput., 74, 4672, 10.1007/s11227-018-2463-x Mirmahaleh, 2020, Flow mapping on mesh-based deep learning accelerator, J. Parallel Distrib. Comput., 10.1016/j.jpdc.2020.04.011 Mohamed, 2013, Reliability-aware design flow for silicon photonics on-chip interconnect, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 22, 1763, 10.1109/TVLSI.2013.2278383 M. Mohamed, Z. Li, X. Chen, L. Shang, A.R. Mickelson, M. Vachharajani, Y. Sun, Power-efficient variation-aware photonic on-chip network management, in: Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED ’10, No. 2, 2010, p. 31. Namazi, 2016, A majority-based reliability-aware task-mapping in high-performance homogenous noc architectures, 479 Namazi, 2017, A majority-based reliability-aware task mapping in high-performance homogenous NoC architectures, ACM Trans. Embed. Comput. Syst., 17, 28:1 Namazi, 2018, LRTM: Life-time and reliability-aware task mapping approach for heterogeneous multi-core systems, 1 Namazi, 2019, SORT: Semi online reliable task mapping for embedded multi-core systems, ACM Trans. Model. Perform. Eval. Comput. Syst. (TOMPECS), 4, 1, 10.1145/3322899 Nitta, 2011, Resilient microring resonator based photonic networks, 95 Peano, 2016, Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip, 1 Reza, 2017, Online multi-application mapping in photonic Network-on-Chip with mesh topology, Opt. Switch. Netw., 25, 100, 10.1016/j.osn.2017.04.002 Thakkar, 2016, Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers, 1 Tinati, 2016, Topology exploration of a thermally resilient wavelength-based ONoC, J. Parallel Distrib. Comput. Tinati, 2016, Impact of on-chip power distribution on temperature-induced faults in optical NoCs, 161 Tinati, 2019, Low-overhead thermally resilient optical network-on-chip architecture, Nano Commun. Netw., 20, 31, 10.1016/j.nancom.2019.03.001 Valad Beigi, 2014, MIN: A power efficient mechanism to mitigate the impact of process variations on nanophotonic networks, 299 Werner, 2017, A survey on optical network-on-chip architectures, ACM Comput. Surv., 50, 1, 10.1145/3131346 D. Xiang, Y. Zhang, S. Shan, Y. Xu, A fault-tolerant routing algorithm design for on-chip optical networks, in: 2013 IEEE 32nd International Symposium on Reliable Distributed Systems, 2013, pp. 1–9. Xu, 2012, Tolerating process variations in nanophotonic on-chip networks, 142 Xu, 2015, BandArb: Mitigating the effects of thermal and process variations in silicon-photonic network, 1 Ye, 2011, Modeling and analysis of thermal effects in optical networks-on-chip, 254