Variable-length input huffman coding for system-on-a-chip test

igate univ illinois, 0

10.1109/ICVD.2000.812624

10.1109/DATE.2002.998303

10.1109/VTS.2001.923418

10.1109/ICCD.1999.808576

10.1109/TEST.1998.743186

10.1109/ATS.2001.990273

10.1109/VTEST.1998.670873

10.1109/TEST.1995.529854

cover, 1991, Elements of Information Theory, 10.1002/0471200611

yamaguchi, 1997, an efficient method for compressing test data to reduce the test data download time, Proc IEEE Int Test Conf, 79

10.1109/VTEST.1998.670850

10.1109/ISCAS.1989.100747

koenemann, 1991, lfsr-coded test patterns for scan designs, Proc European Test Conf, 237

10.1109/ICCAD.1996.569803

10.1109/TEST.1996.556959

10.1109/TEST.1998.743304

10.1109/12.736428

10.1109/TEST.2000.894197

bushnell, 2000, Esentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits

10.1023/A:1016557927479

10.1109/TEST.1999.805786

10.1109/ATS.2001.990304

10.1145/378239.378388

10.1109/VTS.2001.923416

10.1109/ICCAD.2000.896504

10.1109/TEST.1999.805650

10.1023/A:1008384201996

10.1109/ICCAD.1998.144279

10.1109/ATS.2001.990250

10.1109/43.913754

10.1109/43.238040

10.1109/VTEST.1999.766654

chen, 2001, enabling embedded memory diagnosis via test response compression, Proc IEEE VLSI Test Symp, 292

10.1109/TEST.2001.966711

10.1109/TEST.2000.894198

10.1109/VTS.2001.923411

synopsys inc, 2002, Design compiler reference manual

jas, 2001, hybrid bist based on weighted pseudo-random testing: a new test resource partitioning scheme, Proc IEEE VLSI Test Symp, 2

10.1109/TEST.2001.966671

10.1109/DAC.2002.1012711