Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration
Tóm tắt
Polymer insulating through-silicon-vias (TSVs) is an attractive approach for high-performance 3D integration systems. To further demonstrate the polymer insulating TSVs, this paper investigates the thermal stability by measuring the leakage current under bias-temperature condition, studies the thermal stress characteristics with Finite Element Analysis (FEA), and tries to improve the thermal mechanical reliability of high-density TSVs array by optimizing the geometry parameters of pitch, liner and redistribution layer (RDL). The electrical measurements show the polymer insulating TSVs can maintain good insulation capability (less than 2×10−11 A) under challenging bias-temperature conditions of 20 V and 200°C, despite the leakage degradation observation. The FEA results show that the thermal stress is significantly reduced at the sidewall, but highly concentrates at the surface, which is the potential location of mechanical failure. And, the analysis results indicate that the polymer insulating TSVs (diameter of 10 μm, depth of 50 μm) array with a pitch of 20 μm, liner thickness of 1 μm and RDL radius of 9 μm has an optimized thermal-mechanical reliability for application.
Tài liệu tham khảo
Lu J Q. 3-D hyperintegration and packaging technologies for micronano systems. Proc IEEE, 2009, 97(1): 18–30
Ramm P, Klumpp A, Weber J, et al. 3D system-on-Chip technologies for more than Moore systems. Microsyst Technol, 2010, 16(7): 1051–1055
Patti R S. Three-dimensional integrated circuits and the future of system-on-chip designs. Proc IEEE, 2006, 94(6): 1214–1224
Tu K N, Tian T. Metallurgical challenges in microelectronic 3D IC packaging technology for future consumer electronic products. Sci China Tech Sci, 2013, 56: 1740–1748
Farooq M G, Iyer S S. 3D integration review. Sci China Inf Sci, 2011, 54: 1012–1025
Selvanayagam C S, Lau J H, Zhang X, et al. Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps. IEEE Trans Adv Pack, 2009, 32(4): 720–728
Ranganathan N, Prasad K, Balasubramanian N, et al. A study of thermo-mechanical stress and its impact on through-silicon vias. J Micromech Microeng, 2008, 18(7): 075018
Liu X, Chen Q, Dixit P, et al. Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV). IEEE Electronic Components and Technology Conference (ECTC), 2009. 624–629
Ryu S K, Lu K H, Jiang T, et al. Effect of thermal stresses on carrier mobility and keep-out zone around through-silicon vias for 3-D integration. IEEE Trans Device Mat Re, 2012, 12(2): 255–262
Thompson S E, Sun G, Choi Y S, et al. Uniaxial-process-induced strained-Si: extending the CMOS roadmap. IEEE trans Electron Dev, 2006, 53(5): 1010–1020
Lu K H, Zhang X, Ryu S K, et al. Thermo-mechanical reliability of 3-D ICs containing through silicon vias. IEEE Electronic Components and Technology Conference (ECTC), 2009. 630–634
Lu K H, Ryu S K, Zhao Q, et al. Thermal stress induced delamination of through silicon vias in 3-D interconnects. IEEE Electronic Components and Technology Conference (ECTC), 2010. 40–45
Chen Q, Huang C, Tan Z, et al. Low capacitance through-silicon-Vvias with uniform benzocyclobutene insulation layers. IEEE Trans Compon Pack, 2013, 3(5): 724–731
Ryu S K, Lu K H, Zhang X, et al. Impact of near-surface thermal stresses on interfacial reliability of through-silicon vias for 3-D interconnects. IEEE Trans Device Mat Re, 2011, 11(1): 35–43
Jung M, Mitra J, Pan D Z, et al. TSV stress-aware full-chip mechanical reliability analysis and optimization for 3-D IC. IEEE T Comput Aid Des, 2012, 31(8): 1194–1207
Mills M E, Townsend P, Castillo D, et al. Benzocyclobutene (DVS-BCB) polymer as an interlayer dielectric (ILD) material. Microelectron Eng, 1997, 33(1): 327–334
Modafe A, Ghalichechian N, Powers M, et al. Embedded benzocyclobutene in silicon: An integrated fabrication process for electrical and thermal isolation in MEMS. Microelectron Eng, 2005, 82(2): 154–167
Loke A L S, Wong S S, Talwalkar N A, et al. Evaluation of copper penetration in low-k polymer dielectrics by bias-temperature stress. Mater Res Soc Symp Proc, 1999, 565: 173–187
Loke A, Wetzel J, Townsend P, et al. Kinetics of copper drift in low-k polymer interlevel dielectrics. IEEE Trans Electron Dev, 1999, 46(11): 2178–2187
http://www.dow.com/cyclotene/prod/302235.htm (Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins) last accessed: May 5, 2011
Zhang J, Bloomfield M O, Lu J Q, et al. Modeling thermal stresses in 3-D IC interwafer interconnects. IEEE Trans Semiconduct Manuf, 2006, 19(4): 437–448