The End of Moore's Law: A New Beginning for Information Technology

Computing in Science and Engineering - Tập 19 Số 2 - Trang 41-50 - 2017
Thomas Theis1, H.‐S. Philip Wong2
1Columbia University
2Stanford University

Tóm tắt

Từ khóa


Tài liệu tham khảo

10.1088/0957-4484/24/38/382001

eryilmaz, 2015, Device and System Level Design Considerations for Analog-Non-Volatile-Memory Based Neuromorphic Architectures, Proc IEEE Int'l Electron Devices Meeting, 64

merolla, 2014, A Million Spiking-Neuron Integrated Circuit with a Scalable Communication Network and Interface, Science, 345, 668, 10.1126/science.1254642

ovtcharov, 2015, Accelerating deep convolutional neural networks using specialized hardware

whitman, 2015, A Nanotechnology-Inspired Grand Challenge for Future Computing

fan, 2015, Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing, IEEE Trans Neural Networks and Learning Systems

10.1109/5.915374

10.1147/rd.504.0339

10.1147/rd.462.0133

10.1109/TED.2012.2193129

10.1109/MM.2012.17

10.1145/1941487.1941507

king liu, 2015, CMOS and Beyond Logic Switches for Terascale Integrated Circuits

aly, 2015, Energy-Efficient Abundant-Data Computing: The N3XT 1,000X, Computer, 24

10.1038/nnano.2015.29

10.1002/adfm.201103119

10.1145/1989493.1989506

moore, 1995, Lithography and the Future of Moore's Law, SPIE, 2438

10.1073/pnas.0502848102

gilbert, 1961, Miniaturization

10.1109/JSSC.1974.1050511

10.1038/nature14539

10.1038/335779a0

10.1109/JPROC.2010.2066531

sutter, 2005, The Free Lunch Is Over: A Fundamental Turn toward Concurrency in Software, Dr Dobbs J, 30

moore, 1975, Progress in Digital Integrated Electronics, Technical Digest International Electron Devices Meeting, 21, 11

10.1109/5.573737

moore, 1965, Cramming More Components onto Integrated Circuits, Electronics, 38, 1

wong, 2016, Stanford Memory Trends, Tech Report

10.1146/annurev-matsci-070813-113315

10.1038/nnano.2010.31

10.1557/S088376940002981X

chen, 2012, HfOx Based Vertical RRAM for Cost-Effective 3D Cross-Point Architecture without Cell Selector, Proc IEEE Int'l Electron Devices Meeting, 497

10.1038/nature12502

10.1109/IEDM.2010.5703285