Testing Logic Networks and Designing for Testability

10.1109/TC.1972.5009041

10.1109/T-C.1975.224264

10.1109/T-C.1971.223162

dias, 1975, fault masking in combinational logic circuits, IEEE Transactions on Computers, c 24, 476, 10.1109/T-C.1975.224249

boute, 1972, Equivalence and Dominance Relations Between Output Faults in Sequential Machines

10.1109/T-C.1974.223832

10.1109/T-C.1975.224257

10.1109/T-C.1974.224020

mei, 1970, Fault Dominance in Combinational Circuits

mccluskey, 1971, fault equivalence in combinational logic networks, IEEE Transactions on Computers, c 20, 1286, 10.1109/T-C.1971.223129

williams, 1978, utilization of a structured design for reliability & serviceability, Government Microcircuits Applications Conference Digest of Papers, 441

10.1109/T-C.1973.223600

10.1109/T-C.1974.223832

hayes, 1974, test point placement to simplify fault detection, IEEE Transactions on Computers, c 23, 727, 10.1109/T-C.1974.224021

nadig, 1977, signature analysis-concepts, examples, and guidelines, Hewlett-Packard J, 15

lippman, 1979, design forethought promotes easier testing of microcomputer boards, Electronics, 113

stewart, 1977, future testing of large lsi circuit cards, Digest of Papers 1977 Semiconductor Test Symposium, 6

neil, 1979, designing a serviceman's needs into microprocessor-based systems, Electronics, 122

white, 1978, signature analysis, enhancing the serviceability of microprocessor-based industrial products, Proc 4th IECI Annual Conference, 68

10.1109/MC.1974.6323436

10.1109/TC.1976.1674661

10.1109/T-C.1975.224182

strini, 1978, fault location in a semiconductor random access memory unit, IEEE-TC, c 27, 379

shedletsky, 1975, a rationale for the random testting of combinational digital circuits, Digest of Papers Compcon 75 Fall, 5

parker, 1976, compact testing: testing with compressed data, FTCS-6 Digest of Papers Sixth Int'l Symp on Fault-Tolerant Computing

palmquist, 1976, expanding the boundaries of lsi testing with an advanced pattern controller, Digest of Papers 1976 Annl Semiconductor Test Symp, 70

10.1109/TC.1978.1675142

lee, 1976, a simple concept in microprocessor testing, Digest of Papers 1976 Annl Semiconductor Test Symp, 13

healy, 1977, economic realities of testing microprocessors, Digest of Papers 1977 Semiconductor Test Symposium, 47

10.1109/TC.1976.1674661

10.1109/TC.1976.1674668

hennie, 1968, Finite State Models for Logical Machines

friedman, 1971, Fault Detection in Digital Circuits

muehldorf, 1976, designing lsi logic for testability, Digest of Papers 1976 Annl Semiconductor Test Symp, 45

kovijanic, 1977, a new look at test generation and verification, Proc 14th Design Automation Conf, 58

1972, IEEE Standard Dictionary of Electrical and Electronics Terms

groves, 1979, rapid digital fault isolation with fastrace, Hewlett-Packard J, 8

10.1109/MSPEC.1973.5216474

0, A Designer's Guide to Signature Analysis

czepiel, 1976, system for logic, parametric and analog testing, Digest of Papers 1976 Annl Semiconductor Test Symp, 54

bisset, 1977, exhaustive testing of microprocessors and related devices: a practical solution, Digest of Papers 1977 Semiconductor Test Symposium, 38

gimmer, 1976, test techniques for circuit boards containing large memories and microprocessors, Digest of Papers 1976 Annl Semiconductor Test Symp, 16

frohwerk, 1977, signature analysis: a new digital field service method, Hewlett&#x2010 Packard J, 2

10.1109/T-C.1973.223637

10.1109/TC.1976.1674668

10.1109/TC.1976.1674659

10.1109/T-C.1975.224296

parker, 1976, adaptive random test generation, J Design Automation and Fault-Tolerant Comput, 1, 62

10.1109/TC.1977.1674880

page, 1969, Generation of Diagnostic Tests Using Prime Implicants

muehldorf, 1977, optimized stuck fault test patterns for pla macros, Digest of Papers 1977 Semiconductor Test Symposium, 89

poage, 1963, Mathematical Theory of Automation

10.1109/T-C.1971.223315

parker, 1973, Probabilistic Test Generation

10.1109/SWCT.1964.7

10.1109/PGEC.1967.264743

10.1147/rd.104.0278

weller, 1977, an engineering approach to ic test system maintenance, Digest of Papers 1977 Semiconductor Test Symposium, 144

10.1109/PGEC.1966.264376

10.1109/TC.1972.5009081

betancourt, 1971, derivation of minimum test sets for unate logical circuits, IEEE Transactions on Computers, c 20, 1264, 10.1109/T-C.1971.223126

10.1109/T-C.1971.223124

bottorff, 1977, test generation for large networks, Proc 14th Design Automation Conf, 479

10.1145/320954.320957

hsieh, 1977, delay test generation, Proc 14th Design Automation Conf, 486

10.1109/T-C.1975.224083

chang, 1970, Fault Diagnosis of Digital Systems

muehldorf, 1978, test pattern generation as a part of the total design process, LSI and Boards Digest of Papers 1978 Annual Semiconductor Test Symp, 4

10.1007/978-3-642-95424-5

10.1109/TC.1976.1674591

storey, 1977, delay test simulation, Proc 14th Design Automation Conf, 491

10.1109/TEC.1962.5219384

10.1109/PGEC.1965.264063

parker, 1979, software simulator speeds digital board. test generation, Hewlett-Packard J, 13

manning, 1968, functional technique for efficient digital fault simulation, IEEE International Convention Digest, 194

10.1109/MC.1974.6323496

10.1109/MC.1974.6323496

10.1145/800153.804937

10.1145/1476936.1476973

akers, 1977, partitioning for testability, J Design Automation and Fault Tolerant Computing, 1

bottorff, 1977, impact of lsi on complex digital circuit board testing, Electro 77

10.1109/ISSCC.1978.1155765

0, Designing Digital Circuits for Testability

eichelberger, 1978, a logic design structure for lsi testability, J Design Automation and Fault Tolerant Computing, 2, 165

eichelberger, 1977, a logic design structure for lsi testing, Proc 14th Design Automation Conf, 462

eichelberger, 1978, a logic design structure for testing internal arrays, Proc 1st USA-Japan Comput Conf, 266

10.1109/TC.1968.227417

funatsu, 1975, test generation systems in japan, Proc 12th Design Automation Symp, 114

10.1109/T-C.1975.224290

godoy, 1977, automatic checking of logic design structure for compliance with testability groundrules, Proc 14th Design Automation Conf, 469

williams, 1977, random patterns within a structured sequential logic design, Digest of Papers 1977 Semiconductor Test Symposium, 19

hayes, 1974, on modifying logic networks to improve their diagnosability, IEEE Transactions on Computers, c 23, 56, 10.1109/T-C.1974.223777

wang, 1975, an algorithm for the detection of test sets for combinational logic networks, IEEE-TC, c 25, 742

10.1147/rd.111.0114

10.1147/rd.92.0090

10.1109/T-C.1975.224204

10.1109/T-C.1972.223542

10.1109/T-C.1970.222830

10.1109/T-C.1974.223820