Synthesis of circuits admitting complete checking tests of constant length under inverse faults at outputs of elements

S. V. Yablonskii and I. A. Chegis, “On tests for electric circuits,” Usp. Mat. Nauk 10, 182–184 (1955).

I. A. Chegis and S. V. Yablonskii, “Logical methods for control of electric circuits,” Tr. Mat. Inst. im. V. A. Steklova Akad. Nauk SSSR 51, 270–360 (1958).

N. P. Red’kin, Reliability and Diagnosis of Circuits (Mos. Gos. Univ., Moscow, 1992) [in Russian].

S. M. Reddy, “Easily testable realization for logic functions,” IEEE Trans. Comput. 21, 124–141 (1972).

K. K. Saluja and S. M. Reddy, “Fault detecting test sets for Reed-Muller canonic networks,” IEEE Trans. Comput. 24, 995–998 (1975).

N. P. Red’kin, “On networks admitting short tests,” Vestn. Mosk. Univ., Ser. 1: Mat., Mekh., No. 2, 17–21 (1988).

N. P. Red’kin, “On complete checking tests for circuits of functional elements,” in Mathematical Problems of Cybernetics (Nauka, Moscow, 1989), No. 2, pp. 198–222 [in Russian].

S. V. Kovatsenko, “Synthesis of easily testable circuits for inverse faults in the Zhegalkin basis,” Vestn. Mosk. Univ., Ser. 15: Vychisl. Mat. Kibern., No. 2, 45–47 (2000).

N. P. Red’kin, “Unit circuit controlling tests in the case of inverse faults,” in Mathematical Problems of Cybernetics (Fizmatlit, Moscow, 2003), No. 12, pp. 217–230 [in Russian].

Yu. V. Borodina, “Synthesis of easily tested circuits in the case of single-type constant malfunctions at the element outputs,” Mos. Univ. Comput. Math. Cybern. 32, 42–46 (2008).

Yu. V. Borodina, “Circuits admitting single-fault tests of length 1 under constant faults at outputs of elements,” Mos. Univ. Math. Bull. 63, 202–204 (2008).

Yu. V. Borodina and P. A. Borodin, “Synthesis of easily testable circuits over the Zhegalkin basis in the case of constant faults of type 0 at outputs of elements,” Discrete Math. Appl. 20, 441–449 (2010).

S. S. Kolyada, “Unit checking output tests under constant faults for functional elements,” Mos. Univ. Math. Bull. 66, 267–269 (2011).

S. S. Kolyada, “Unit checking tests for circuits of functional elements in bases composed of elements having no more than two inputs,” Diskret. Analiz Issled. Operats. 20(2), 58–74 (2013).

S. S. Kolyada, “Single fault detection tests for circuits of functional elements,” Mos. Univ. Math. Bull. 68, 192–193 (2013).

D. S. Romanov, “On the synthesis of circuits admitting complete fault detection test sets of constant length under arbitrary constant faults at the outputs of the gates,” Discrete Math. Appl. 23, 343–362 (2013).

D. S. Romanov, “Method of synthesis of easily testable circuits admitting single fault detection tests of constant length,” Discrete Math. Appl. 24, 227–251 (2014).

V. N. Noskov, “A method for the synthesis of suitable for control combinational circuits,” Diskret. Mat. 5(4), 3–23 (1993).