Statistical profiling of SILC spot in flash memories
Tóm tắt
A new experimental technique for evaluating the position of the oxide weak spot responsible for the stress-induced leakage current (SILC) in flash memories is presented. The oxide field along the channel is modified by drain biasing, and the gate current is then monitored. The position of the leakage spot can be determined by the shift in the gate current-voltage (I-V) characteristics. Experimental results on flash memory arrays reveal a strong localization of SILC in correspondence of the drain junction, due to the cooperation effects of program/erase (P/E) operations. The technique can be used to optimize the P/E conditions for maximum device reliability.
Từ khóa
#Integrated circuit reliability #Integrated circuit testing #Leakage currents #Failure analysis #Hot carriersTài liệu tham khảo
10.1109/55.192842
lee, 2002, influence of plasma edge damage on erase characteristics of nor flash eeprom using channel erase method, Proc IRPS, 354
10.1063/1.371016
10.1109/16.981214
arai, 1998, extended data retention process technology for highly reliable flash eeproms of 10<formula><tex>$^6$</tex></formula> to 10<formula><tex>$^7$</tex></formula> w/e cycles, Proc IRPS, 378
10.1109/16.842972
modelli, 2001, a new conduction mechanism for the anomalous bits in thin oxide flash eeproms, Proc IRPS, 61
10.1109/16.887023
10.1109/T-ED.1981.20336
10.1109/RELPHY.2001.922885
10.1063/1.126146
10.1109/16.740899
wang, 1979, on the i-v characteristics of floating-gate mos transistors, IEEE Transactions on Electron Devices, 26, 1292, 10.1109/T-ED.1979.19595