Simulink Behavioral Modeling of a 10- bit Pipelined ADC
Tóm tắt
Từ khóa
Tài liệu tham khảo
S. W. Sin, U. Seng-Pan, R. P. Martins. 1. 2-V, 10-bit, 60-360 MS/s time-interleaved pipelined analog-to-digital converter in 0.18¼m CMOS with minimised supply headroom. IET Circuits Devices & Systems, vol. 4, no. 1, pp. 1–3, 2010.
J. F. Lin, S. J. Chang, C. C. Liu, C. H. Huang. A 10bit 60-MS/s low-power pipelined ADC with split-capacitor CDS technique. IEEE Transactions on Circuits and Systems, vol. 57, no. 3, pp. 163–167, 2010.
E. Bilhan, P. C. Estrada-Gutierrez, A. Y. Valero-Lopez, F. Maloberti. Behavioral model of pipeline ADC by using SIMULINK (R). In Proceedings of Southwest Symposium on Mixed-signal Design, IEEE, Austin, TX, USA, pp.147–151, 2001.
M. Ramalatha, A. P. Karthick, S. Karthick, K. Muralikr-ishnan. A high speed 12-bit pipelined ADC using switched capacitor and fat tree encoder. In Proceedings of International Conference on Advances in Computational Tools for Engineering Applications, IEEE, Zouk Mosbeh, Lebanon, pp. 391–395, 2009.
J. Ruiz-Amaya, M. Delgado-Restituto, Á. Rodríguez-Vázquez. Behavioral modeling of pipeline ADC building blocks. International Journal of Circuit Theory and Applications, vol. 40, no. 6, pp. 571–594, 2012.
E. Mancini, S. Rapuano, D. Dallet. A distributed test system for pipelined ADCs. Measurement, vol. 42, no. 1, pp. 38–43, 2009.
A. J. Acosta, E. J. PeralÍas, A. Rueda, J. L. Huertas. HDL behavioral modelling of pipeline analog to digital converters. Measurement, vol. 31, no. 1, pp. 47–60, 2002.
J. A. Diaz-Madrid, G. Doménech-Asensi, J. A. Lpez-Alcantud, H. Neubauer. VHDL-AMS model of A 40MS/s 12 bit pipeline ADC. In Proceedings of International Conference on Mixed Design of Integrated Circuits and Systems, IEEE, Gdynia, Poland, pp. 555-560, 2006.
G. Zareba, O. A. Palusinski. Behavioral simulator of analog- to-digital converters for telecommunication applications. In Proceedings of IEEE International Conference on Behavioral Modeling and Simulation, San José, California, USA, pp. 135–140, 2004.
J. F. Lin, S. J. Chang, T. C. Kung, H. W. Ting, C. H. Huang. Transition-code based linearity test method for pipelined ADCs with digital error correction. IEEE Transactions on Very Large Scale Integration Systems, vol. 19, no. 12, pp. 2158–2169 2011.
J. F. Lin, S. J. Chang. A high speed pipelined analog-to- digital converter using modified time-shifted correlated double sampling technique. In Proceedings of IEEE International Symposium on Circuits and Systems, IEEE, Island of Kos, Greece, pp. 5367–5370, 2006.
B. D. Sahoo, B. Razavi. U-PAS: A user-friendly ADC simulator for courses on analog design. In Proceedings of IEEE International Conference on Microelectronics Systems Education, IEEE, San Francisco, CA, USA, pp. 77–80, 2009.
P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, A. Baschirotto. Behavioral modeling of switched- capacitor sigma-delta modulators. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 3, pp. 352–364, 2003.
Y. Tsividis. Operation and Modeling of the MOS Transistor, 2nd ed., Boston: McGraw-Hill, 1999.
P. J. Quinn, A. H. M. van Roermund. Accuracy limitations of pipelined ADCs. In Proceedings of IEEE International Symposium on Circuits and Systems ISCAS, IEEE, Kobe, Japan, vol.3, pp. 1956–1959, 2005.
F. Maloberti. Data Converters, Netherland: Springer Verlag, pp. 22–23, 2007.
L. Dai, R. Harjani. CMOS switched-op-amp-based sample-and-hold circuit. IEEE Journal of Solid-State Circuits, vol. 35, no. 1, pp. 109–113 2000.
C. Eichenberger, W. Guggenbuhl. On charge injection in analog MOS switches and dummy switch compensation techniques. IEEE Transactions on Circuits and Systems, vol. 37, no. 2, pp. 256–264, 1990.
S. Barra, A. Dendouga, S. Kouda, N. E. Bouguechal. Contribution to the analysis and modeling of the non-ideal effects of pipelined ADCs using MATLAB. Journal of Circuits Systems and Computers, vol. 22, no. 2, 1250085, 2013.