Signature Analysis of Dispatch Schemes in Wafer Fabrication

Institute of Electrical and Electronics Engineers (IEEE) - Tập 9 Số 4 - Trang 518-525 - 1986
Judith E. Dayhoff1, Robert W. Atherton2
1Judith Dayhoff & Associates Inc., Mountain View, CA, USA
2In-Motion Technology, Los Altos, CA, USA

Tóm tắt

Từ khóa


Tài liệu tham khảo

buffa, 1979, Production-Inventory Systems Planning and Control

atherton, 1985, Introduction to fab graph structures, ECS Abst

10.1287/opre.25.1.45

dayhoff, 1985, Simulation and optimization of wafer fab operations, ECS Abst

till, 1982, Integrated Circuits Materials Devices and Fabrication

dayhoff, 1984, Simulation of VLSI manufacturing areas, VLSI Design, 84

10.1287/opre.31.2.354

fishman, 1978, Principles of Discrete Event Simulation

10.1109/TCHMT.1986.1136668

10.1287/opre.29.4.646

atherton, 1983, Operations management and analysis in the management of electronic testing, 1983 Int Test Conf, 418