Self-Organized Sub-bank SHE-MRAM-based LLC: An energy-efficient and variation-immune read and write architecture

Zand, 2016, Scalable adaptive spintronic reconfigurable logic using area-matched mtj design, IEEE Trans. Circ. Syst. II: Expr. Briefs, 63, 678 Kazemi, 2016, Compact model for spin–orbit magnetic tunnel junctions, IEEE Trans. Electron. Dev., 63, 848, 10.1109/TED.2015.2510543 Eken, 2017, Giant spin-hall assisted stt-ram and logic design, Integrat. VLSI J., 10.1016/j.vlsi.2017.04.002 Kazemi, 2016, All-spin-orbit switching of perpendicular magnetization, IEEE Trans. Electron. Dev., 63, 4499, 10.1109/TED.2016.2604215 Pirbasti, 2016, Phase change memory lifetime enhancement via online data swapping, Integrat. VLSI J., 54, 47, 10.1016/j.vlsi.2016.01.003 Gao, 2016, Read operation performance of large selectorless cross-point array with self-rectifying memristive device, Integrat. VLSI J., 54, 56, 10.1016/j.vlsi.2016.02.002 Kazemi, 2015, Energy-efficient nonvolatile flip-flop with subnanosecond data backup time for fine-grain power gating, IEEE Trans. Circ. Syst. II: Expr. Briefs, 62, 1154 Imani, 2017, Ultra-efficient processing in-memory for data intensive applications Imani, 2016, Resistive configurable associative memory for approximate computing, 1327 M. Imani, S. Patil, T. Rosing, Low Power Data-Aware STT-RAM based Hybrid Cache Architecture, Proceedings of 17th International Symposium on Quality Electronic Design (ISQED). Ashraf, 2015, Reactive rejuvenation of cmos logic paths using self-activating voltage domains, 2944 Salehi, 2017, Survey of stt-mram cell design strategies: taxonomy and sense amplifier tradeoffs for resiliency, J. Emerg. Technol. Comput. Syst., 13, 10.1145/2997650 Zhang, 2013, Adams: asymmetric differential stt-ram cell structure for reliable and high-performance applications, 9 Sun, 2012, Process variation aware data management for stt-ram cache design, 179 Eken, 2014, A novel self-reference technique for STT-RAM read and write reliability enhancement, IEEE Trans. Magn., 50, 1, 10.1109/TMAG.2014.2323196 Motaman, 2015, A novel slope detection technique for robust sttram sensing, 7 Motaman, 2015, Impact of process-variations in sttram and adaptive boosting for robustness, 1431 Bienia, 2008, The parsec benchmark suite: characterization and architectural implications, 72 Khoshavi, 2016, Bit-upset vulnerability factor for edram last level cache immunity analysis, 6 Zhao, 2009, High speed, high stability and low power sensing amplifier for mtj/cmos hybrid logic circuits, IEEE Trans. Magn., 45, 3784, 10.1109/TMAG.2009.2024325 Kang, 2014, Separated precharge sensing amplifier for deep submicrometer mtj/cmos hybrid logic circuits, IEEE Trans. Magn., 50, 1 Farkhani, 2016, Low-energy write operation for 1t-1mtj stt-ram bitcells with negative bitline technique, IEEE Trans. Very Large Scale Integr. Syst., 24, 1593, 10.1109/TVLSI.2015.2459726 Su, 1995, Cache design trade-offs for power and performance optimization: a case study, 63 Su, 1995, Cache designs for energy efficiency, vol. 1, 306 Kim, 2002, Drowsy instruction caches. leakage power reduction using dynamic voltage scaling and cache sub-bank prediction, 219 Olorode, 2015, Improving performance in sub-block caches with optimized replacement policies, J. Emerg. Technol. Comput. Syst., 11, 10.1145/2668127 Bunda, 1994, Evaluating power implications of cmos microprocessor design decisions, 147 Chen, 2015, On the restore operation in mtj-based nonvolatile sram cells, IEEE Trans. Very Large Scale Integr. Syst., 23, 2695, 10.1109/TVLSI.2014.2375333 Koch, 2004, Time-resolved reversal of spin-transfer switching in a nanomagnet, Phys. Rev. Lett., 92, 088302, 10.1103/PhysRevLett.92.088302 Devolder, 2007, Distribution of the magnetization reversal duration in subnanosecond spin-transfer switching, Phys. Rev. B, 75, 064402, 10.1103/PhysRevB.75.064402 Manipatruni, 2014, Energy-delay performance of giant spin hall effect switching for dense magnetic memory, APEX, 7, 103001, 10.7567/APEX.7.103001 Zand, 2017, Energy-efficient nonvolatile reconfigurable logic using spin hall effect-based lookup tables, IEEE Trans. Nanotechnol., 16, 32 Roohi, 2017, Voltage-based concatenatable full adder using spin hall effect switching, IEEE Trans. Comput. Aided Des. Integrat. Circ. Syst., 36, 2134, 10.1109/TCAD.2017.2661800 Zand, 2017, Energy-efficient and process-variation-resilient write circuit schemes for spin hall effect mram device, IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. PP, 99, 1 Liu, 2012, Spin-torque switching with the giant spin hall effect of tantalum, Science, 336, 555, 10.1126/science.1218197 Rakheja, 2012, Graphene nanoribbon spin interconnects for nonlocal spin-torque circuits: comparison of performance and energy per bit with cmos interconnects, IEEE Trans. Electron. Dev., 59, 51, 10.1109/TED.2011.2171186 Friedberg, 2005, Modeling within-die spatial correlation effects for process-design co-optimization, vol. 5, 516 Zhao, 2013, Process variation-aware nonuniform cache management in a 3d die-stacked multicore processor, IEEE Trans. Comput., 62, 2252, 10.1109/TC.2012.129 Borkar, 2004, Design and reliability challenges in nanometer technologies Salehi, 2017, Process variation immune and energy aware sense amplifiers for resistive non-volatile memories, 4 Liang, 2007, Process variation tolerant 3t1d-based cache architectures, 15 Sarangi, 2008, Varius: a model of process variation and resulting timing errors for microarchitects, IEEE Trans. Semicond. Manuf., 21, 3, 10.1109/TSM.2007.913186 Ripley, 2001, The r project in statistical computing, MSOR Connect. Newslett. LTSN Maths, Stats & OR Netw., 1, 23 Ribeiro, 2001, geor: a package for geostatistical analysis, R. News, 1, 14 Cheng, 2013, A new march test for process-variation induced delay faults in srams, 115 A. K. Chintaluri, Analysis of defects and fault models in embedded spin transfer torque (stt) mram arrays. Agrawal, 2014, Mosaic: exploiting the spatial locality of process variation to reduce refresh energy in on-chip edram modules, 84 Sun, 2012, Process variation aware data management for stt-ram cache design, 179 Koike, 2015, 1t1mtj stt-mram cell array design with an adaptive reference voltage generator for improving device variation tolerance, 1 D. S. M. O. Yu Cao, T. Sato, C. Hu, Predictive technology model, Internet: http://ptm.asu.edu. Zand, 2017, Radiation-hardened mram-based lut for non-volatile fpga soft error mitigation with multi-node upset tolerance, J. Phys. Appl. Phys., 50, 505002, 10.1088/1361-6463/aa9781 Tsunekawa, 2005, Giant tunneling magnetoresistance effect in low-resistance cofeb/mgo (001)/cofeb magnetic tunnel junctions for read-head applications, Appl. Phys. Lett., 87, 072503, 10.1063/1.2012525 Ben-Romdhane, 2014, Design and analysis of racetrack memory based on magnetic domain wall motion in nanowires, 71 Choi, 2004, Novel sizing algorithm for yield improvement under process variation in nanometer technology, 454 Binkert, 2011, The gem5 simulator, Comput. Architect. News, 39, 1, 10.1145/2024716.2024718 Dong, 2012, Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory, IEEE Trans. Comput. Aided Des. Integrated Circ. Syst., 31, 994, 10.1109/TCAD.2012.2185930