Selection criteria in the development of a multiple processor based DSP system
Tài liệu tham khảo
Hanselmann, 1987, Implementation of digital controllers—a survey, Automatica, 23, 7, 10.1016/0005-1098(87)90115-4
Saito, 1985
Flynn, 1972, Some computer organizations and their effectiveness, IEEE Transactions on Computers, C-21, 948, 10.1109/TC.1972.5009071
Anderson, 1990
Kung, 1982, Why systolic architectures?, IEEE Computer, 15, 37, 10.1109/MC.1982.1653825
Seitz, 1984, Concurrent VLSI architectures, IEEE Transactions on Computers, 33, 1247, 10.1109/TC.1984.1676396
M. Annaratone, E. Arnould, H. T. King & O. Menzilcioglu. Using WARP as a supercomputer in signal processing. Proceedings of IEEE International Conference on ASSP 86. Tokyo, 2895–2898.
Kung, 1985, VLSI array processors, IEEE ASSP Mag., 4, 10.1109/MASSP.1985.1163741
Oxley, 1981, Motivation for a combined data flow-control flow processor, 298, 305
Arvind, 1983, A critique of multiprocessing von Neumann style, Communications of ACM, 426
Sawkar, 1983, Programmable modular signal processor—a data flow computer system for real time signal processing, 344
NEC, 1987
Brashler, 1982, Implementation of a multiprocessor system for signal processing, 163
Lang, 1984, On the design of a special-purpose digital control processor, IEEE Transactions on Automatic Control, AC-29, 195, 10.1109/TAC.1984.1103488
Andreassen, 1981, A multiprocessor structure for real-time processing, 455
Holm, 1989, Synthetic aperture radar processing facility based on a parallel supercomputer, 1540
M. Frenkel, E. Vildenberg, E. Retter & I. Shpancer. A dedicated DSP computation engine based on VLSI vector signal processors. Proceedings of IEEE International Conference on ASSP 89. Glasgow, U.K., 2564–2568.
M. M. Djordjevic. Speech enhancement by adaptive filtering based on GLMS algorithms: filter architecture and experimental results. Proceedings of Speech 88. Edinburgh, 1019–1026.
IEEE, 1991, 1–5
Lee, 1988, Programmable DSP architectures: [Part 1], IEEE ASSP Mag., 4, 10.1109/53.16926
Athas, 1988, Multicomputers: message-passing concurrent computers, IEEE Computer, 9, 10.1109/2.73
Inmos Ltd, 1988
D. A. Schwart, T. P. Barnwell & C. J. M. Hodges. The optimal synchronous cyclo-static array: a multiprocessor supercomputer for digital signal processing. Proceedings of IEEE International Conference on ASSP 86. Tokyo, 2891–2894.
Armstrong, 1984, A fault tolerant multiprocessor-based computer system for space based signal processing, IEEE Micro, 54, 10.1109/MM.1984.291281
Roberts, 1988, Highly parallel processors in military systems, 135, 202
Irwin, 1987, Occam simulation of a systolic array architecture for parallel Kalman filtering, 13/1
Graham, 1985, Parallel algorithms and architectures for optimal state estimation, IEEE Transactions on Computers, C-34, 1061, 10.1109/TC.1985.1676540
Gajski, 1982, A second opinion on data flow machines and languages, IEEE Computer, 58, 10.1109/MC.1982.1653942
Roberts, 1989, Recent developments in parallel processing, 2461
R. Bhatia, M. Furuta & J. Ponce. A Quasi Radix-16 FFT VLSI Processor. Proceedings of IEEE International Conference on ASSP 91. Toronto, Canada, 1085–1088.
Le-Ngoc, 1989, Implementation and performance of the Fast Hartley transform, IEEE Micro, 20, 10.1109/40.45824
R. Meyer, R. Peng & K. Schwartz. Convolution algorithms on DSP processors. Proceedings of IEEE International Conference on ASSP 91. Toronto, Canada, 2193–2197.
Allen, 1990, An application of ultrasonic signal processing in a mixed system of transputers and digital signal processor, 219
Sandler, 1989, A comparative evaluation of DSPs, microprocessors and the transputer for image processing, 1532
Anderson, 1991, A performance evaluation of microprocessors, DSP's and the transputer for recursive parameter estimation, Microprocessors and Microsystems, 15, 3, 10.1016/0141-9331(91)90132-Y
Anderson, 1991, A performance evaluation of microprocessors, DSP's and the transputer for recursive parameter estimation, Microprocessors and Microsystems, 15, 131, 10.1016/0141-9331(91)90132-Y
Morley, 1986, A multiprocessor digital signal processing system for real-time audio applications, IEEE Transactions on ASSP, ASSP-34, 225, 10.1109/TASSP.1986.1164828
Morgan, 1985, An investigation into the efficiency of a parallel TMS320 architecture: DFT and speech filterbank applications, 42.1.1
S. Ganesan, M. O. Ahmad & M. N. S. Swamy. A multimicroprocessor system with distributed common memory for real time digital correlation and spectrum analysis. Proceedings of IEEE International Conference on ASSP 85. Florida, U.S.A., 42.3.1–42.3.4.
K. W. Leary & C. Cavigiali. The ADSP-21020: an IEEE floating point and fixed point DSP for HLL programming. Proceedings of IEEE International Conference on ASSP 91. Toronto, Canada, 1077–1080.
Fathi, 1983, An executive for a task-driven multimicrocomputer system, IEEE Micro, 32, 10.1109/MM.1983.291164
Stankovic, 1988, Misconceptions about real-time computing, IEEE Computer, 10, 10.1109/2.7053
Dasarathy, 1984, Task allocation problems in the synthesis of distributed real-time systems, 135
Gorton, 1989, Simulating microprocessor systems using Occam and a network of transputers, 136, 22
Condick, 1989, A transputer based speech recognition system, 797
Taylor, 1991, Transputer hardware applications and real-time data acquisition, 367