Segmented Drain Engineered Tunnel Field Effect Transistor for Suppression of Ambipolarity

Ionescu AM, Riel H (2011) Tunnel field-effect transistors as energy efficient electronic switches. Nature 479:329–337

Choi WY, Park BG, Lee JD, Liu TJK (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett 28:743–745

Boucart K, Ionescu AM (2007) Double-gate tunnel FET with high-k gate dielectric. IEEE Trans Electron Devices 54:1725–1733

Baravelli E, Gnani E, Gnudi A, Reggiani S, Baccarani G (2014) TFET inverters with n-/p-devices on the same technology platform for low-voltage/low-power applications. IEEE Trans Electron Devices 61:473–478

Sahoo S, Dash S, Routray SR, Mishra GP (2020) Impact of drain doping engineering on ambipolar and high-frequency performance of ZHP line-TFET. Semicond Sci Technol 35:065003–065001

Dash S, Mishra GP (2015) A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET). Superlattice Microst 86:211–220

Rooyackers R, Vandooren A, Verhulst AS, Walke AM et al (2014) Ge-source vertical tunnel FETs using a novel replacement-source integration scheme. IEEE Trans Electron Devices 61:4032–4039

Li W, Woo JCS (2020) Vertical P-TFET with a P-Type SiGe Pocket. IEEE Electron Device Lett 67:1480–1484

Schmidt M, Minamisawa RM, Richter S, Luptak R et al (2012) Impact of strain and Ge concentration on the performance of planar SiGe band-to-band-tunneling transistors. Solid State Electron 71:42–47

Zhao QT, Richter S, Schulte-Braucks C, Knoll L et al (2015) Strained Si and SiGe nanowire tunnel FETs for logic and analog applications. IEEE J Electron Devices Soc 3:103–114

Mayer F, Royer CL, Damlencourt JF, Romanjek K et al (2008) Impact of SOI, Si1 – xGexOI and GeOI substrates on CMOS compatible tunnel FET performance. Proc in IEEE International Electron Devices Meeting, San Francisco :1–5

Li W, Woo JCS (2018) Optimization and scaling of Ge-Pocket TFET. IEEE Trans Electron Devices 65:5289–5294

Bentrcia T, Djeffal F, Ferhati H, Dibi Z (2019) A comparative study on scaling capabilities of Si and SiGe nanoscale double gate tunneling FETs. Silicon 12:945–953

Wang W, Wang PF, Zhang CM, Lin X et al (2014) Design of U-shape channel tunnel FETs with SiGe source regions. IEEE Trans Electron Devices 61:193–197

Dash S, Jena B, Kumari P, Mishra GP (2015) An analytical Nanowire Tunnel FET (NW-TFET) model with high-k dielectric to improve the electrostatic performance. Proc. IEEE Power, Communication, and Information Technology Conference, 447–451

Kazazis D, Jannaty P, Zaslavsky A, Royer CL et al (2009) Tunneling field-effect transistor with epitaxial junction in thin germanium-on-insulator. Appl Phys Lett 94:263508–263501

Blaeser S, Glass S, Schulte-Braucks C, Narimani K et al (2016) Line tunneling dominating charge transport in SiGe/Si heterostructure TFETs. IEEE Trans Electron Devices 63:4173–4178

Wirths S, Buca D, Tiedemann AT, Bernardy P et al (2013) Low temperature RPCVD epitaxial growth of Si1 – xGex using Si2H6 and Ge2H6. Solid State Electron 83:2–9

Schmidt M, Knoll L, Richter S, Schafer A et al (2012) Si/SiGe hetero-structure tunneling field effect transistors with in-situ doped SiGe source. Proc. 13th International Conference on Ultimate Integration on Silicon (ULIS) 191–194

Blaeser S, Richter S, Wirths S, Trellenkamp S et al (2015) Experimental demonstration of planar SiGe on Si TFETs with counter doped pocket. Proc. Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon 297–300

Verhulst AS, Vandenberghe WG, Maex K, Groeseneken G (2007) Tunnel field-effect transistor without gate-drain overlap. Appl Phys Lett 91:053102

Wang PF, Hilsenbeck K, Nirschl T, Oswald M (2004) Complementary tunneling transistor for low power application. Solid State Electron 48:2281–2286

Ahish S, Sharma D, Vasantha MH (2016) Performance enhancement of novel InAs/Si hetero double-gate tunnel FET using Gaussian doping. IEEE Trans Electron Devices 63:288–295

Zhuge J, Verhulst A, Vandenberghe WG (2011) Digital-circuit analysis of short-gate tunnel FETs for low-voltage applications. Semicond Sci Technol 26:085001

Hraziia, Vladimirescu A, Amara A, Anghel C (2012) An analysis on the ambipolar current in Si double-gate tunnel FETs. Solid State Electron 70:67–72

Wan J, Royer CL, Zaslavsky A, Cristoloveanu S (2011) Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modelling. Solid State Electron 65–66:226–233

Anghel C, Hraziia, Gupta A, Amara A, Vladimirescu A (2011) 30-nm tunnel FET with improved performance and reduced ambipolar current. IEEE Trans Electron Devices 58:1649–1654

Maiti CK, Armstrong GA (2001) Applications of silicon–germanium heterostructure devices. Series in Optics and Optoelectronics. IOP Publisher, Bristol

Kumar N, Raman A (2019) Performance assessment of the charge-plasma-based cylindrical GAA vertical nanowire TFET with impact of interface trap charges. IEEE Trans Electron Devices 66:4453–4460

Madan J, Chaujar R (2017) Numerical simulation of N + source pocket PIN-GAA-tunnel FET: Impact of interface trap charges and temperature. IEEE Trans Electron Devices 64:1482–1488

(2015) ATLAS User’s manual Device Simulation Software. Silvaco Int., Santa Clara

Wan J, Royer CL, Zaslavsky A, Cristoloveanu S (2010) Low frequency noise behavior of tunneling field effect transistors. Appl Phys Lett 97:243503–243501

Dwivedi P, Kranti A (2018) Dielectric modulated biosensor architecture: tunneling or accumulation based transistor? IEEE Sens J 18:3228–3235

Im H, Huang XJ, Gu B, Choi YK (2007) A dielectric-modulated field-effect transistor for biosensing. Nat Nanotechnol 2:430–434