Secure JTAG Implementation Using Schnorr Protocol

Batina L, Guajardo J, Kerins T, Mentens N, Tuyls P, Verbauwhede I (2006) An Elliptic Curve Processor Suitable For RFID-Tags. IACR Cryptology ePrint Archive

Batina L, Guajardo J, Kerins T, Mentens N, Tuyls P and Verbauwhede I (2006) Public-Key Cryptography for RFID-Tags. Workshop on RFID Security, pp. 61–76

Becher A, Benenson Z and Dornseif M (2006) Tampering with Motes: Real-World Physical Attacks on Wireless Sensor Networks. SPC 2006, LNCS 3934, pp. 104–118

Bernstein DJ and Lange T (2007) Faster addition and doubling on elliptic curves. ASIACRYPT 2007. LNCS 4833, pp. 29–50, Springer

Buskey RF and Frosik BB. Protected JTAG, Proceedings of the 2006 International Conference on Parallel Processing Workshops (ICPPW’06), 0-7695-2637-3/06

Clark CJ (2010) Anti-tamper JTAG TAP design enables DRM to JTAG registers and P1687 on-chip instruments. IEEE Symposium on Hardware-Oriented Security and Trust (HOST)

Cohen H, Miyaji A and Ono T (1998) Efficient elliptic curve exponentiation using mixed coordinates. ASIACRYPT '98. LNCS 1514, pp. 51–65

Explicit Formula Database http://www.hyperelliptic.org/EFD/g1p/auto-shortw.html

Ghosh S, Mukhopadhyay D and Roychowdhury D (2011) Petrel: power and timing attack resistant elliptic curve scalar multiplier based on programmable arithmetic unit. IEEE Transactions on Circuits and Systems I, Vol 58, No. 11, pp. 1798–1812

Greenemeier L (August 30, 2007) iPhone Hacks Annoy AT&T but Are Unlikely to Bruise Apple. Scientific American

Guide to Understanding JTAG Fuses and Security: An Intermediate Look at the AVR JTAG Interface. AVRFreaks.net, Sept 2002

Hankerson D, Menezes A and Vanstone S. Guide to Elliptic Curve Cryptography, pp. 262, Sample parameters

Hartung C, Balasalle J and Han R (2005) Node Compromise in Sensor Networks: The Need for Secure Systems. Technical Report CU-CS-990-05, Dept of Computer Science, Univ of Colorado at Boulder

IEEE P1687 and In-Circuit Test (ICT). Asset Intertech article, June 2011

IEEE Standard. 1149.1-1990 - IEEE Standard Test Access Port and Boundary-Scan Architecture, 1990

Itoh T, Tsujii S (1988) A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases. Inf Comput 78:171–177

Jovan Dj. Golic, “New Methods for Digital Generation and Postprocessing of Random Data”, IEEE Transactions on Computers, Vol. 55, No. 10, October 2006

Kern T and Feldhofer M (2010) Low-Resource ECDSA Implementation for Passive RFID Tags, ICECS

Mahmut Yilmaz and Krishnendu Chakrabarty, “Seed Selection in LFSR-Reseeding-Based Test Compression for the Detection of Small-Delay Defects”, DATE 2009

Lee YK, Sakiyama K, Batina L, Verbauwhede I (2008) Elliptic-curve-based security processor for RFID. IEEE Trans Comput 57(11):1514–1527

Maestra Comprehensive Test for Satellite Testing V5. www.maestra.ca

Michael Hutter, Martin Feldhofer, Thomas Plos, “An ECDSA Processor for RFID Authentication”, RFIDSec LNCS 2010, Volume 6370, 2010, pp 189–202

Neophytou S, Michael MK, Tragoudas S “Efficient Deterministic Test Generation for BIST Schemes with LFSR Reseeding”, 12th IEEE International On-Line Testing Symposium, 2006 (IOLTS’06)

Novak F, Biasizzo A (2006) Security Extension for IEEE Std. 1149.1. J Electron Test Theory Appl 22:301–303

Park K, Yoo SG, Kim T and Kim J (September 2010) JTAG Security System Based on Credentials. J Electron Test Theory Appl

Pierce L and Tragoudas S Multi-level secure JTAG architecture. IOLTS(2011), pp. 208–209

Rippel E Security Challenges in Embedded Designs. Discretix Technologies Ltd., Design & Reuse article. http://www.design-reuse.com/articles/20671/security-embedded-design.html

Rosenfeld K and Karri R (2010) Attacks and Defences for JTAG. IEEE Design and Test of Computers

Satoh A and Inoue T (2005) “ASIC-Hardware-Focused Comparison for Hash Functions MD5, RIPEMD-160, and SHS,” Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC’05)

Schnorr CP (1990) Efficient identification and signatures for smart cards. In G Brassard, ed. Advances in Cryptology – Crypto '89, pp. 239–252, LNCS 435

Spartan-3 Generation Configuration User Guide for Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families. UG332 (v1.6) October 26, 2009, pp. 80

Zhanglei Wang, Krishnendu Chakrabarty, and Seongmoon Wang, “Integrated LFSR Reseeding, Test Access Optimization, and Test Scheduling for Core-Based System-on-Chip”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, No. 8, August 2009