Resource efficient LDPC decoders for multimedia communication

MacKay, 1997, Near Shannon limit performance of low density parity check codes, Electron. Lett., 33, 457, 10.1049/el:19970362 G.L.L. Nicolas Fau, LDPC (Low Density Parity Check) – a better coding scheme for wireless. PHY Layers EE Times Network 2008. Y. Yan, et al., A cost efficient LDPC decoder for DVB-S2, in: Proceedings of the IEEE 8th International Conference on ASIC, Changsha, Hunan, 20–23 Oct. 2009, pp. 1007–1010. Chandrasetty, 2011, FPGA implementation of a LDPC decoder using a reduced complexity message passing algorithm, J. Netw. Acad. Publ., 6, 36 V.A. Chandrasetty and S.M. Aziz, A multi-level hierarchical quasi-cyclic matrix for implementation of flexible partially-parallel LDPC decoders, in: Proceedings of the IEEE International Conference on Multimedia and Expo, Barcelona, Spain, 11–15 July 2011, pp. 1–7. Chandrasetty, 2012, An area efficient LDPC decoder using a reduced complexity min-sum algorithm, Integr. VLSI J., 45, 141, 10.1016/j.vlsi.2011.08.002 V.A. Chandrasetty and S.M. Aziz, A reduced complexity message passing algorithm with improved performance for LDPC decoding, in: Proceedings of the 12th International Conference on Computers and Information Technology, Dhaka, 21–23 December 2009, pp. 19–24. M. Karkooti and J.R. Cavallaro, Semi-parallel reconfigurable architectures for real-time LDPC decoding, in: Proceedings of the International Conference on Information Technology: Coding and Computing, 5–7 April 2004, pp. 579–585. E. Liao, Y. Engling, and B. Nikolic, Low-density parity-check code constructions for hardware implementation, in: Proceedings of the IEEE International Conference on Communications, 20–24 June 2004, pp. 2573–2577. R. Zarubica and S.G. Wilson, A solution for memory collision in semi-parallel FPGA-based LDPC decoder design, in: Proceedings of the 41st Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, 4–7 November 2007, pp. 982–986. Y. Kou, S. Lin, and M.P.C. Fossorier, Low density parity check codes: construction based on finite geometries, in: Proceedings of the IEEE Global Telecommunications Conference, San Francisco, CA, 27 November-01 December 2000, pp. 825–829. Y. Xiao and M.H. Lee, Construction of good quasi-cyclic LDPC codes, in: Proceedings of the Wireless, Mobile and Multimedia Networks, 2006 IET International Conference on, Hangzhou, China, 6–9 November 2006, pp. 1–4. C. Yi-Hsing and K. Mong-Kai, A High Throughput H-QC LDPC Decoder, in: Proceedings of the IEEE International Symposium on Circuits and Systems, New Orleans, LA, 27–30 May 2007, pp. 1649–1652. N. Bonello, S. Chen, and L. Hanzo, Multilevel Structured Low-Density Parity-Check Codes for AWGN and Rayleigh Channels, in: Proceedings of the IEEE International Conference on Communications, Beijing, 19–23 May 2008, pp. 485–489. Hellge, 2011, Layer-aware forward error correction for mobile broadcast of layered media, IEEE Trans. Multimed., 13, 551, 10.1109/TMM.2011.2129499 P. Ma, D. Yuan, X. Yang, and H. Zhang, High-rate LDPC codes in image transmission over Rayleigh fading channel, in: Proceedings of the 1st IEEE Consumer Communications and Networking Conference, Las Vegas, Nevada, 5–8 January 2004, pp. 357–360. Lingling, 2007, LDPC-based iterative joint source-channel decoding for JPEG2000, IEEE Trans. Image Process., 16, 577, 10.1109/TIP.2006.888329 Rahnavard, 2006, New results on unequal error protection using LDPC codes, IEEE Commun. Lett., 10, 43, 10.1109/LCOMM.2006.1576564 C. Zhong and J.P. Havlicek, LDPC codes for robust transmission of images over wireless channels, in: Proceedings of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, California, USA, 4–7 November 2001, pp. 797–800. Almawgani, 2009, Performance optimization of hybrid combination of LDPC and RS codes using image transmission system over fading channels, Eur. J. Sci. Res., 35, 34 Kong, 2010, Performance evaluation of the reed solomon and low density parity check codes for blu-ray disk channels, Jpn. J. Appl. Phys., 49, 1, 10.1143/JJAP.49.08KB02 V.A. Chandrasetty and S.M. Aziz, Construction of a multi-level hierarchical quasi-cyclic matrix with layered permutation for partially-parallel LDPC decoders, in: Proceedings of the 13th International Conference on Computers and Information Technology, Dhaka, 23–25 December 2010, pp. 131–136. Chandrasetty, 2012, A highly flexible LDPC decoder using hierarchical quasi-cyclic matrix with layered permutation, J. Netw. Acad. Publ., 7, 441 V.A. Chandrasetty and S.M. Aziz, FPGA implementation of high performance LDPC decoder using modified 2-bit min-sum algorithm, in: Proceedings of the 2nd International Conference on Computer Research and Development, Kuala Lumpur, 7-10 May 2010, pp. 881–885. V.A. Chandrasetty and S.M. Aziz, Analysis of performance and implementation complexity of simplified algorithms for decoding low-density parity-check codes, in: Proceedings of the IEEE Globecom Workshop on Complex and Communication Networks, Miami, USA, 6–10 December 2010, pp. 445–450. Li, 2013, A memory efficient parallel layered QC-LDPC decoder for CMMB systems, Integr. VLSI J., 46, 359, 10.1016/j.vlsi.2013.01.001 Yongmei, 2008, Memory efficient decoder architectures for quasi-cyclic LDPC codes, IEEE Trans. Circuits Syst. I: Regul. Pap., 55, 2898, 10.1109/TCSI.2008.922024 K.K. Gunnam, G.S. Choi, M.B. Yeary, and M. Atiquzzaman, VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax, in: Proceedings of the IEEE International Conference on Communications, Glasgow, 24–28 June 2007, pp. 4542–4547. QC-LDPC Decoder IP Core, Unicore Systems [cited on 27 April 2009]; Available from: 〈http://unicore.co.ua/index.php?page=products&hl=en〉. H. Ding, S. Yang, W. Luo, and M. Dong, Design and Implementation for High Speed LDPC Decoder with Layered Decoding, in: Proceedings of the WRI International Conference on Communications and Mobile Computing, Yunnan, 6–8 January 2009, pp. 156–160. X. Zhang and F. Cai, Partial-parallel decoder architecture for quasi-cyclic non-binary LDPC codes, in: Proceedings of the International Conference on Acoustics Speech and Signal Processing, 14–19 March 2010, pp. 1506–1509. Dan, 2010, Programmable architecture for Flexi-Mode QC-LDPC decoder supporting wireless LAN/MAN applications and beyond, IEEE Trans. Circuits Syst. I: Regul. Pap., 57, 125, 10.1109/TCSI.2009.2019395 T. Brack, M. Alles, F. Kienle, and N. Wehn, A synthesizable IP core for WIMAX 802.16 E LDPC code decoding, in: Proceedings of the 17th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, Helsinki, 11–14 September 2006, pp. 1–5. Xiaoheng, 2010, QSN:a simple circular-shift network for reconfigurable quasi-cyclic LDPC decoders, IEEE Trans. Circuits Syst. II: Express Br., 57, 782, 10.1109/TCSII.2010.2067811 Xiaoheng, 2011, Memory system optimization for FPGA-based implementation of quasi-cyclic LDPC codes decoders, IEEE Trans. Circuits Syst. I: Regul. Pap., 58, 98, 10.1109/TCSI.2010.2055250 Sangmin, 2011, A reduced-complexity architecture for LDPC layered decoding schemes, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 19, 1099, 10.1109/TVLSI.2010.2043965 Boutillon, 2013, Design of a GF(64)-LDPC decoder based on the EMS algorithm, IEEE Trans. Circuits Syst. I: Regul. Pap., 60, 2644, 10.1109/TCSI.2013.2279186 T. Yaoyu, P. Youn Sung, and Z. Zhengya, High-throughput architecture and implementation of regular (2, dc) nonbinary LDPC decoders, in: Proceedings of the IEEE International Symposium onCircuits and Systems, Seoul, 20–23 May 2012, pp. 2625–2628. F. Charot, C. Wolinski, N. Fau, and F. Hamon, A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture, in: Proceedings of the 16th International Symposium on Field-Programmable Custom Computing Machines, Palo Alto, CA, 14–15 April 2008, pp. 314–315. M. Grangetto, E. Magli, and G. Olmo, Reliable JPEG 2000 wireless imaging by means of error-correcting MQ coder, in: Proceedings of the IEEE International Conference on Multimedia and Expo, Taipei, Taiwan, 27–30 June 2004, pp. 9–12. Xie, 2010, Improving burst error tolerance of LDPC-centric coding systems in read channel, IEEE Trans. Magn., 46, 933, 10.1109/TMAG.2009.2034012 S. Sankaranarayanan, A. Kuznetsov, and D. Sridhara, On the concatenation of LDPC and RS codes in magnetic recording systems, in: Proceedings of the IEEE Globecom Workshops, Washington DC, 26–30 November 2007, pp. 1–1. Z. Bo, et al., Non-binary LDPC codes vs. Reed-Solomon codes, in: Proceedings of the Information Theory and Applications Workshop, San Diego, USA, 27 January–1 February 2008, pp. 175–184. Baruffa, 2009, Error protection and interleaving for wireless transmission of JPEG 2000 images and video, IEEE Trans. Image Process., 18, 346, 10.1109/TIP.2008.2008421 Skodras, 2001, The JPEG 2000 still image compression standard, IEEE Signal Process. Mag., 18, 36, 10.1109/79.952804 Huynh-Thu, 2008, Scope of validity of PSNR in image/video quality assessment, Electron. Lett., 44, 800, 10.1049/el:20080522