Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems
Journal of VLSI signal processing systems for signal, image and video technology - Tập 41 - Trang 35-47 - 2005
Tóm tắt
In this paper, a novel reconfigurable discrete wavelet transform processor architecture is proposed to meet the diverse computing requirements of future generation multimedia SoC. The proposed architecture mainly consists of reconfigurable processing element array and reconfigurable address generator, featuring dynamically reconfigurable capability where the wavelet filters and wavelet decomposition structures can be reconfigured as desired at run-time. The lifting-based reconfigurable processing element array possesses better computation efficiency than convolution-based architectures, and a systematic design method is provided to generate the hardware configurations of different wavelet filters for it. The reconfigurable address generator handles flexible address generation for data I/O access in different wavelet decomposition structures. A prototyping chip has been fabricated by TSMC 0.35 μm 1P4M CMOS process. At 50 MHz, this chip can achieve at most 100 M pixels/sec transform throughput, together with energy efficiency and unique reconfigurability features, proving it to be a universal and extremely flexible computing engine for heterogeneous reconfigurable multimedia systems.
Tài liệu tham khảo
J.M. Rabaey, A. Abnous, Y. Ichikawa, K. Seno, and M. Wan, “Heterogeneous Reconfigurable Systems,” in Proc. of IEEE Workshop on Signal Processing Systems, 1997, pp. 24–34.
S.G. Mallat, “A Theory for Multiresolution Signal Decomposition: The Wavelet Representation,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 11, no. 7, 1989, pp. 674–693.
JPEG 2000 Part 1 Final Draft International Standard, ISO/IEC FDIS15444-1, Dec. 2000.
Information Technology—Coding of Audio-Visual Objects - Part 2: Visual, ISO/IEC 14496-2, 1999.
K.K. Parhi and T. Nishitani, “VLSI Architectures for Discrete Wavelet Transforms,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 2, 1993, pp. 191– 202.
M. Vishwanath, R.M. Owens, and M.J. Irwin, “VLSI Architectures for the Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 42, no. 5, 1995, pp. 305–316.
A. Grzeszczak, M.K. Mandal, S. Panchanathan, and T. Yeap, “VLSI Implementation of Discrete Wavelet Transform,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 4, no. 4, 1996, pp. 421–433.
C. Chakrabarti, M. Vishwanath, and R.M. Owens, “Architectures for Wavelet Transforms: A Survey,” The Journal of VLSI Signal Processing, vol. 14, 1996, pp. 171–192.
P.C. Wu and L.G. Chen, “An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 11, no. 4, 2001, pp. 536–545.
M. Weeks and M. Bayoumi, “Discrete Wavelet Transform: Architectures, design and Performance Issues,” The Journal of VLSI Signal Processing, vol. 35, Sept. 2003, pp. 155–178.
C.Y. Chen, Z.L. Yang, T.C. Wang, and L.G. Chen, “A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform,” The Journal of VLSI Signal Processing, vol. 28, 2001, pp. 151–163.
M. Ravasi, L. Tenze, and M. Mattavelli, “A Scalable and Programmable Architecture for 2-D DWT Decoding,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 8, 2002, pp. 671–677.
M. Ferretti and D. Rizzo,“A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme,” The Journal of VLSI Signal Processing, vol. 28, July 2001, pp. 165–185.
K. Andra, C. Chakrabarti, and T. Acharya, “A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform,” IEEE Transactions on Signal Processing, vol. 50, no. 4, 2002, pp. 966–977.
M.A. Trenas, J. Lopez, and E.L. Zapata, “A Configurable Architecture for the Wavelet Packet Transform,” The Journal of VLSI Signal Processing, vol. 32, Nov. 2002, pp. 255–273.
X. Wu, Y. Li, and H. Chen, “Programmable Wavelet Packet Transform Processor,” IEE Electronics Letters, vol. 35, no. 6, 1999, pp. 449–450.
A. Bovik, Handbook of Image and Video Processing, Academic Press, 2000.
W. Sweldens, “The Lifting Scheme: A Custom-Design Construction of Biorthogonal Wavelets,” Applied and Computaional Harmonic Analysis, vol. 3, no. 15, 1996, pp. 186–200.
I. Daubechies and W. Sweldens, “Factoring Wavelet Transforms into Lifting Steps,” The Journal of Fourier Analysis and Applications, vol. 4, 1998, pp. 247–269.
K.K. Parhi, VLSI Digital Signal Processing Systems—Design and Implementation, Wiley Interscience, 1999.
Texas Instruments, http://www.ti.com.