RF Transceivers for Wireless Body Area Network Controllers

Raul, C.-S., et al. (2012). Cognitive radio for medical body area networks using ultra wideband. Wireless Communication, 19, 74–81. Yan, Z., Jun, Z., & Hsiao, C. (2010). Cognitive radio networks (pp. 356–376). Boca Raton, FL: CRC Press. Januszkiewicz, L. (2014). Simplified human body models for interference analysis in the cognitive radio for medical body area networks. In 2014 8th International Symposium on Medical Information and Communication Technology (ISMICT), 1–5. Chen, J., Rong, L., Yang, G., & Zheng, L. (2012). The design of all-digital polar transmitter based on ADPLL and phase synchronized \(\varDelta \varSigma \) modulator. IEEE Journal of Solid-State Circuits, 47, 1154–1164. Youssef, M., Zolfaghari, A., Darabi, H., & Abidi, A. (2011). A low-power GSM/EDGE/WCDMA polar transmitter in 65-nm CMOS. IEEE Journal of Solid-State Circuits, 46, 3061–3074. Liu, Y., Huang, X., & Vidojkovic, M. (2012). An energy-efficient polar transmitter for IEEE 802.15.6 body area networks: System requirements and circuit designs. IEEE Communications Magazine, 50, 118–127. Chen, J., Yang, H., & Chen, Y. (2011). A polar-transmitter architecture using multiphase pulsewidth modulation. IEEE Transactions on Circuits and Systems-I: REGULAR PAPERS, 58, 244–252. Zheng, S., & Luong, H. (2013). A CMOS WCDMA/WLAN digital polar transmitter with AM replica feedback linearization. IEEE Journal of Solid-State Circuits, 48, 1701–1709. Bashir, I., Staszewski, B., et al. (2011). A novel approach for mitigation of RF oscillator pulling in a polar transmitter. IEEE Journal of Solid-State Circuits, 46, 403–515. Razavi, B. (2013). RF microelectronics. New York: Pearson. Li, C., Ingels, M., & Verhelst, M. (2013). Efficient self-correction scheme for static non-idealities in nano-scale quadrature digital RF transmitters. In 2013 IEEE Workshop on Signal Processing Systems (SIPS), 71–76. Jerng, A., & Charles, G. S. (2007). A wideband \(\varDelta \varSigma \) digital RF for high data rate transmitter. IEEE Journal of Solid-State Circuits, 42, 1710–1722. Frappe, A., Flament, A., Kaiser, A., & Cathelin, A. (2009). An all-digital RF signal generator using high-speed \(\varDelta \varSigma \) modulators. IEEE Journal of Solid-State Circuits, 44, 2722–2732. Schereier, R., & Temes, G. C. (2005). Understanding delta–sigma data converters, 108. Piscataway, NJ: IEEE Press. Henkel, F., Langmann, U., Hanke, A., Heinen, S., & Wagner, E. (2002). A 1-MHz-bandwidth second-order continuous-time quadrature bandpass sigma–delta modulator for low-IF radio receivers. IEEE Journal of Solid-State Circuits, 37, 1628–1635. Kim, S.-B., Joeres, S., Wunderlich, R., & Heinen, S. (2009). A 2.7 mW, 90.3 dB DR continuous-time quadrature bandpass sigma–delta modulator for GSM/EDGE low-IF receiver in 0.25 \(\mu \)m CMOS. IEEE Journal of Solid-State Circuits, 44, 891–900. Arias, J., Kiss, P., Prodanov, V., Boccuzzi, V., Banu, M., Bisbal, D., et al. (2006). A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers. IEEE Journal of Solid-State Circuits, 41, 339–351. Yaghini, N., & Johns, D. (2005). A 43 mW CT complex \(\varDelta \varSigma \) ADC with 23 MHz of signal bandwidth and 68.8 dB SNDR. IEEEE Solid-State Circuits Conference, 1, 502–613. Tom, H. (2001). Using polyphase filters as image attenuater, RF signal processing, 26–34. Xu, Y., Zhang, Z., Chi, B., Qi, N., Cai, H., & Wang, Z. (2015). A 5-/20-MHz BW reconfigurable quadrature bandpass CT \(\varSigma \varDelta \) ADC with anti-pole-splitting opamp and digital I/Q calibration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 99, 1–1. Ashry, A., & Aboushady, H. (2013). A 4th order 3.6 GS/s RF \(\varDelta \varSigma \) ADC with a FoM of 1 pJ/bit. IEEE Transaction of Circuits and Systems, 60, 2606–2617. Cherry, J., Snelgrove, W., & Gao, W. (2000). On the design of a fourth-order continuous-time LC delta-sigma modulator for UHF A/D conversion. IEEE Transactions on Circuits and Systems II, 47, 518530. Thandri, B. K., & Silva-Martinez, J. (2007). A 63 dB SNR, 75-mW bandpass RF \(\varDelta \varSigma \) ADC at 950 MHz using 3.8-GHz clock in 0.25\(\mu \)m SiGe BiCMOS technology. IEEE Journal of Solid-State Circuits, 42, 269279. Beilleau, N., Aboushady, H., Montaudon, F., & Cathelin, A. (2009). A 1.3 V 26 mW 3.2 GS/s undersampled LC bandpass \(\varDelta \varSigma \) ADC for a SDR ISM-band receiver in 130 nm. IEEE Radio Frequency Integrated Circuits, 60, 383–386. Martens, E., Bourdoux, A., Couvreur, A., Van Wesemael, P., Van der Plas, G., Craninckx, J., et al. (2011). A 48-dB DR 80 MHz BW 8.88 GS/s bandpass \(\varDelta \varSigma \) ADC for RF digitization with integrated PLL and polyphase decimation filter in 40nm CMOS. In 2011 Symposium on VLSI Circuits (VLSIC), 40–41. Ashry, A., Belfort, D., & Aboushady, H. (2015). Phase noise effect on sine-shaped feedback DACs used in continuous-time \(\varDelta \varSigma \) ADCs. IEEE Transaction of Circuits and Systems, 62, 717–724. Razavi, B. (2013). Cognitive radio design challenges and techniques. IEEE Journal of Solid-State Circuits, 45, 1542–1553. DeVries, C. A., & Mason, R. D. (2008). Subsampling architecture for low power receivers. IEEE Transaction of Circuits and Systems II: Express Briefs, 55, 304–308. Sjoland, H., Anderson, J. B., Bryant, C., Chandra, R., Edfors, O., Johansson, A. J., et al. (2012). A receiver architecture for devices in wireless body area networks. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2, 82–95.