Power optimization algorithm based on XNOR/OR logic
Tóm tắt
Based on the investigation of the XNOR/OR logical expression and the propagation algorithm of signal probability, a low power synthesis algorithm based on the XNOR/OR logic is proposed in this paper. The proposed algorithm has been implemented with C language. Fourteen Microelectronics Center North Carolina (MCNC) benchmarks are tested, and the results show that the proposed algorithm not only significantly reduces the average power consumption up to 27% without area and delay compensations, but also makes the runtime shorter.
Tài liệu tham khảo
E. C. Tan and H. Yang. Optimization of fixed-polarity Reed-Muller circuits using dual-polarity property. Circuits Systems Signal Process, 19(2000)6, 535–548.
Hai Zhou and D. F. Wong. Optimal low power XOR gate decomposition. ACM/IEEE Design Automation Conference, Las Angeles, USA, Jun. 5–9, 2000, 104–107.
L. Wang and A. E. A. Almaini. Exact minimization of large multiple output FPRM functions. IEE Proceedings Computers and Digital Techniques, 149 (2002)5, 203–212.
Pengjun Wang and Xiexiong Chen. Tabular techniques for OR-coincidence logic. Journal of Electronics( China), 23(2006)2, 269–273.
K. Roy and S. C. Prasad. Low-power CMOS VLSI Circuit Design. New York, USA, John Wiley & Sons, Inc., 2000, 29–38.
Xunwei Wu, Fashen Sheng, and Pedram Massoud. Probability algorithm of multiple-valued behavior in power estimation. Journal of Hangzhou Institute of Electronic Engineering, 20(2000)6, 1–7.