Plasma-induced micro breakdown in small-area MOSFETs
Tóm tắt
We investigated the impact of latent plasma-induced damage (PID) on the reliability of nMOSFETs with small gate area and gate-oxide thickness of 3.2 nm. To this purpose, we stressed 1500 devices with different antenna areas by using a staircase-like stress voltage and by monitoring the gate leakage at the gate voltage V/sub G/=+2 V. The stress was always stopped because of an abrupt jump in the gate current. The statistics obtained for the breakdown current are characterized by two different oxide-breakdown modes. The first is the well-known hard breakdown (HB), while the second one, which we called micro breakdown (MB), can be modeled as a double trap-assisted tunneling (D-TAT) mechanism and is characterized by a very small leakage current (around 100 pA at the gate voltage V/sub G/=2 V). In devices with large antenna, i.e., more prone to be damaged by plasma processing, the number of microbroken oxides is larger and breakdown occurs at lower voltages than in reference devices (non plasma damaged). Conversely, the hard breakdown statistics shows only a weak dependence on the gate antenna ratio of plasma damaged devices. This has been explained by considering the intrinsic nature of latent plasma-induced oxide defects, linked to the different generation mechanisms involved in micro breakdown and hard breakdown phenomena.
Từ khóa
#MOSFETs #Semiconductor device testing #Leakage currents #Semiconductor device reliabilityTài liệu tham khảo
10.1016/S0026-2714(01)00120-2
bersuker, 2002, atomistic model for <formula><tex>$e^{1}$</tex></formula> center generation during electrical stress, Proc Int Reliability Physics Symp, 417
10.1109/IRWS.1998.745367
10.1109/IEDM.1999.824190
10.1109/IRWS.1999.830571
10.1109/55.545771
10.1109/RELPHY.1994.307816
10.1109/PPID.2000.870629
10.1063/1.362821
10.1109/IEDM.1999.824251
10.1016/S0026-2714(00)00133-5
10.1109/PPID.1999.798816
10.1109/JPROC.2000.888992
brozek, 1996, role of test stress levels in detection of process-induced latent charging damage in mos transistors, Proc Int Symp Plasma Process-Induced Damage, 81
10.1109/ESREF.1996.888178
10.1109/IEDM.1997.650417
10.1109/IEDM.1996.554083
10.1109/55.661167
10.1109/PPID.1998.725568
10.1109/PPID.2000.870566
10.1109/16.658825
10.1016/S0167-9317(01)00621-9
10.1109/IEDM.1997.650420
10.1109/IEDM.2001.979608
10.1143/JJAP.32.6109
10.1109/55.553034
10.1109/7298.974829
10.1063/1.355985
10.1109/PPID.2000.870658
10.1063/1.368012
cheung, 2000, Plasma Charging Damage
10.1016/S0026-2714(98)00107-3
lieberman, 1994, Principals of Plasma Discharges and Materials Processing
10.1109/16.535341
10.1109/RELPHY.2000.843889
10.1109/16.817571
10.1109/IEDM.1998.746315
10.1109/TED.2002.801443
10.1109/IEDM.2001.979607
10.1109/IEDM.2001.979447