Performance planning

L. Pileggi, Timing metrics for physical design of deep submicron, Proceedings 1998 International Symposium on Physical Design, 1998, pp. 28–33. S.P. Khatri, A. Mehrotra, R.K. Brayton, A. Sangiovanni-Vincentelli, R.H.J.M. Otten, A novel vlsi layout fabric for deep submicron applications, Proceedings of 36th Design Automation Conference, 1999, pp. 491–496. Semiconductor Industry Association, The national technology roadmap for semiconductors: technology needs, CA, USA, 1997. F. Beeftink, A.J. van Genderen, N.P. van der Meijs, Accurate and efficient layout-to-circuit extraction for high speed mos and bipolar/bicmos Integrated circuits ICCD, October 1995. P.D. Fisher, Clock cycle estimation for future microprocessor generations, 1998. R.K. Brayton, C.-L. Chen, J.A.G. Jess, R.H.J.M. Otten, L.P.P.P. van Ginneken, Wire planning for stackable designs, Proceedings 1987 International Symposium on VLSI Technology, Systems and Applications, Taipeh, Taiwan, 1987, pp. 269–273. A.R. Deas, I.M. Nixon, Chromatic idioms for automated vlsi floorplanning, Proceedings VLSI85, Tokyo, Japan, 1985, pp. 61–70. W. Gosti, Wire planning in logic synthesis, 1998. A. Tabbara, R.K. Brayton, A.R. Newton, Retiming for DSM with area-delay trade-offs and delay Constraints, Proceedings of the Design Automation Conference, 1999, pp. 725–730. Nair, 1989, Generation of performance constraints for layout IEEE Trans. Comput.-Aided Des., 8, 860, 10.1109/43.31546 J. Grodstein, E. Lehman, H. Harkness, B. Grundmann, Y. Watanabe, A delay model for logic synthesis of continuously-sized networks, ICCAD, November 1995. I. Sutherland, R. Sproull, The theory of logical effort: designing for speed on the back of an envelope, in: Advanced Research in VLSI, UC Santa Cruz, 1991. I. Sutherland, R. Sproull, D. Harris, Logical Effort: Designing Fast cmos Circuits, Morgan Kaufmann publishers, inc, Los Altos, CA, 1999. R.H.J.M. Otten, L.P.P.P. van Ginneken, N.V. Shenoy, Speed: new paradigms in design for performance, ICCAD, November 1996. J.L. Wyatt Jr., Signal propagation delay in rc models for interconnect, in: Circuit Analysis, Simulation and Design, Vol. 2, Elsevier Science Publishers B.V., Amsterdam, 1987, pp. 254–291 (Chapter 11). F. Beeftink, P. Kudva, D.S. Kung, L. Stok, Gate-size selection for standard cell libraries, Proceedings of the International Conference on Computer Aided Design, 1998, pp. 545–550. D.S. Kung, A fast fanout optimization algorithm for near-continuous buffer libraries, Proceedings of 35th Design Automation Conference, 1998, pp. 352–353. P. Kudva, Continuous optimizations in synthesis: the discretization problem, Proceedings of the International Workshop on Logic Synthesis, 1998, pp. 408–418. Y. Kukimoto, R.K. Brayton, P. Sawkar, Delay-optimal technology mapping by dag covering, Proceedings 35th Design Automation Conference, 1998. H.B. Bakoglu, Circuits, Interconnections, and Packaging for vlsi, Addison-Wesley Pub Co, Reading, MA, 1990. R.H.J.M. Otten, Layout compilation, in: G. DeMicheli, A. Sangiovanni-Vincentelli, P. Antognetti (Eds.), Design systems for vlsi circuits, Martinus Nijhoff Publishers, Dordrecht, 1987, pp. 439–472.