Performance analysis of pre-equalized multilevel partial response modulation for high-speed electrical interconnects

Karinou, 2013, Advanced modulation techniques for high-performance computing optical interconnects, IEEE J Sel Top Quantum Electron, 19, 324, 10.1109/JSTQE.2012.2231405 Benner, 2012, Optical interconnect opportunities in supercomputers and high end computing Law, 2013, Evolution of ethernet standards in the IEEE 802.3 working group, IEEE Commun Mag, 51, 88, 10.1109/MCOM.2013.6576344 Fan, 2010, Signal integrity design for high-speed digital circuits: progress and directions, IEEE Trans Electromagn Compat, 52, 392, 10.1109/TEMC.2010.2045381 Stauffer, 2009 Sinsky, 2005, High-speed electrical backplane transmission using duobinary signaling, IEEE Trans Microw Theory Tech, 53, 152, 10.1109/TMTT.2004.839326 Kabal, 1975, Partial-response signaling, IEEE Trans Commun, 23, 921, 10.1109/TCOM.1975.1092918 Kobayashi, 1971, Correlative level coding and maximum likelihood decoding, IEEE Trans Inf Theory, 17, 586, 10.1109/TIT.1971.1054689 Viterbi, 1967, Error bounds for convolutional codes and asymptotically optimum decoding algorithm, IEEE Trans Inf Theory, 13, 260, 10.1109/TIT.1967.1054010 Liu, 2004, Equalization in high-speed communication systems, IEEE Circuits Syst Mag, 4, 4, 10.1109/MCAS.2004.1330746 Proakis, 2000 Moeller, 2013, 80 Gbit/s decision feedback equalizer for intersymbol interference limited channels Ahmadi, 2008, Constrained partial response receivers for high-speed links, IEEE Trans Circuits Syst II Express Briefs, 55, 1006, 10.1109/TCSII.2008.2001983 Bichan, 2008, A 6.5 gbit/s backplane transmitter with 6-tap FIR equalizer and variable tap spacing Sinsky, 2004, 10-Gb/s electrical backplane transmission using duobinary signaling Balan, 2005, A 4.8–6.4-gb/s serial link for backplane applications using decision feedback equalization, IEEE J Solid-State Circuits, 40, 1957, 10.1109/JSSC.2005.848180 Lewis, 2004, Serdes architectures and applications Hecht, 1969, Delay modulation, Proc IEEE, 57, 1314, 10.1109/PROC.1969.7249 Gast, 2001 Debus, 1979, General method for calculating the spectrum of a zero substitution coded signal, IEEE Trans Commun Technol, 27, 1637, 10.1109/TCOM.1979.1094331 Beukema, 2010, Design considerations for high-data-rate chip interconnect systems, IEEE Commun Mag, 48, 174, 10.1109/MCOM.2010.5594694 Healey, 2014, Modulation, equalization, and forward error correction coding technologies for a 56 gbps chip-to-module link Bogatin, 2009 Murata, 2000, Parallel precoder IC module for 40 gbit/s optical duobinary transmission systems, Electron Lett, 36, 1571, 10.1049/el:20001119 De Keulenaer, 2015, 56+ Gbit/s serial transmission using duobinary signaling Murmann, 2015, The race for the extra decibel: a brief review of current ADC performance trajectories, IEEE Solid-State Circuits Mag, 7, 58, 10.1109/MSSC.2015.2442393 De Keulenaer, 2015, 84 Gbit/s sige biCMOS duobinary serial data link including serialiser/deserialiser (SERDES) and 5-tap FFE, Electron Lett, 51, 343, 10.1049/el.2014.3817 Sadeghipour, 2015, Design of a sample-and-hold analog front end for a 56 gb/s PAM-4 receiver using 65 nm CMOS Anslow, 2013, Error performance objective for 400 gbe Ban, 2015, A wide-band, 5-tap transversal filter with improved testability for equalization up to 84 gbit/s, IEEE Microw Wirel Compon Lett, 25, 739, 10.1109/LMWC.2015.2479844