PSS4: Four-Phase Shifted Sinusoid Symbol Signaling for High Speed I/O interconnects

Weng, 2014, Energy efficiency optimization through codesign of the transmitter and receiver in high-speed on-chip interconnects, IEEE Trans Very Large Scale Integr (VLSI) Syst, 22, 938, 10.1109/TVLSI.2013.2255070 Sarafis, 2015, Cu nanolines for RF interconnects: electrical characterization, IEEE Trans Electron Devices, 62, 1537, 10.1109/TED.2015.2409478 Common Electrical I/O (CEI)—electrical and jitter interoperability agreements for 6G+ bps, 11G+ bps, 25G+ bps I/O. Optical Internetworking Forum. 2014. http://www.oiforum.com/public/documents/OIF_CEI_03.1.pdf. Bulzacchelli, 2012, A 28-Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32-nm SOI CMOS technology, IEEE J Solid-State Circuits, 47, 3232, 10.1109/JSSC.2012.2216414 Lee, 2008, Design and comparison of three 20-Gb/s backplane transceivers for duobinary, PAM4, and NRZ data, IEEE J Solid-State Circuits, 43, 2120, 10.1109/JSSC.2008.2001934 Min, 2012, A 20 Gb/s triple-mode (PAM-2, PAM-4, and Duobinary) transmitter, Microelectronics J, 43, 687, 10.1016/j.mejo.2012.05.009 Kam, 2008, Multi-level signaling in high-density, high-speed electrical links Toifl, 2006, A 22-Gb/s PAM-4 receiver in 90-nm CMOS SOI technology, IEEE J Solid-State Circuits, 41, 954, 10.1109/JSSC.2006.870898 Song, 2014, A 13.5-mW 10-Gb/s 4-PAM serial link transmitter in 0.13-um CMOS technology, IEEE Trans Circuits and Syst II: Exp Briefs, 61, 646, 10.1109/TCSII.2014.2331101 Nogami, 1994, A CMOS 160 Mb/s phase modulation i/o interface circuit, 108 Yamauchi, 1996, A low power and high speed data transfer scheme with asynchronous compressed pulse width modulation for AS-memory, IEEE J Solid-State Circuits, 31, 523, 10.1109/4.499728 Wei, 2014, A 10-gb/s, 107-mw double-edge pulsewidth modulation transceiver, IEEE Trans Circuits Syst I: Reg Pap., 61, 1068, 10.1109/TCSI.2013.2285894 Wu, 2014, A novel signaling technique for high-speed wireline backplane transceiver: four phase-shifted sinusoid symbol (PSS-4), 2141 Healey, 2013, Beyond 25 Gbps: a study of NRZ & multi-level modulation in alternative backplane architectures Xiong, 2006 Bulzacchelli, 2006, A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology, IEEE J Solid-State Circuits, 41, 2885, 10.1109/JSSC.2006.884342 Montanaro, 1996, A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, IEEE J Solid-State Circuits, 31, 1703, 10.1109/JSSC.1996.542315 Pasternak, 1991, Design of submicrometer CMOS differential pass-transistor logic circuits, IEEE J Solid-State Circuits, 26, 1249, 10.1109/4.84941 Proesel, 2011, A 20-Gb/s, 0.66-pJ/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS, 206 Galal, 2003, 10-gb/s limiting amplifier and laser/modulator driver in 0.18-um CMOS technology, IEEE J Solid-State Circuits, 38, 2138, 10.1109/JSSC.2003.818567 IEEE P802.3bj 100 Gb/s backplane and copper cable task force; 2013. http://www.ieee802.org/3/bj/. Chiang, 2014, 60gb/s NRZ and PAM4 transmitters for 400 GbE in 65 nm CMOS, 42