Oxynitridation using radical-oxygen and -nitrogen for high-performance and highly reliable n/pFETs
Tóm tắt
We report the importance of oxynitridation using radical-oxygen and -nitrogen to form a low-leakage and highly reliable 1.6-nm SiON gate-dielectric without performance degradation in n/pFETs. It was found that oxidation using radical-oxygen forms high-density 1.6-nm SiO/sub 2/, which is ten times more reliable than low-density SiO/sub 2/ formed by oxygen-ions in n/pFETs and is suitable for the base layer of nitridation. Nitrifying SiO/sub 2/ using radical-nitrogen facilitates surface nitridation of SiO/sub 2/, maintains an ideal SiON-Si substrate interface, and reduces the gate leakage current. The 1.6-nm SiON formed by radical-oxygen and -nitrogen produces comparable drivability in n/pFETs, has one and half orders of magnitude less gate leakage in nFETs, one order of magnitude less gate leakage in pFETs, and is ten times more reliable in n/pFETs than 1.6-nm SiO/sub 2/ formed by radical-oxygen.
Từ khóa
#Silicon compounds #Surface treatment #Oxidation #MOSFETs #Semiconductor device reliability #Leakage currents #Dielectric filmsTài liệu tham khảo
10.1109/IEDM.1999.823889
10.1109/IEDM.1998.746424
10.1143/JJAP.41.2353
eriguchi, 1999, role of base layer in cvd si<formula><tex>$_{3}$</tex></formula>n<formula> <tex>$_{4}$</tex></formula> stack gate dielectrics on the process controllability and reliability in direct tunneling regime, IEDM Tech Dig, 323
lin, 1996, leakage current, reliability characteristics, and boron penetration of ultra-thin (32–36a) o<formula><tex>$_{2}$</tex></formula>-oxides and n<formula><tex>$_{2}$</tex></formula>o/no oxynitrides, IEDM Tech Dig, 331
10.1109/16.740903
10.1109/16.297731
10.1557/PROC-567-27
10.1063/1.126523
10.1063/1.122442
10.1109/VLSIT.1998.689265
liu, 1996, high performance 0.2 <formula><tex>$\mu$</tex></formula>m cmos with 25 a gate oxide grown on nitrogen implanted si substrates, IEDM Tech Dig, 499
10.1109/IEDM.1997.650534
10.1109/VLSIT.2000.852750
togo, 2000, low-leakage and highly reliable 1.5 nm sion gate-dielectric using radical oxynitridation for sub-0.1 <formula><tex>$\mu$ </tex></formula>m cmos, VLSI Tech Dig, 116
yamamoto, 1999, impact of 1–2 nm gate oxide for sub-quarter micron dual gate cmos, Int Conf SSDM, 114
10.1109/IEDM.1999.823888
10.1109/IEDM.1994.383340
togo, 2001, controlling base-sio<formula><tex>$_{2}$</tex></formula> density of low-leakage 1.6 nm gate-sion for high-performance and highly reliable n/pfets, VLSI Tech Dig, 81
10.1116/1.580424
10.1109/16.740901
10.1109/55.830971