Optimization of programmable logic arrays

Gibbs, 1976, An algorithm for reducing the bandwidth and profile of a sparse matrix, SIAM J. Numer. Anal., 13, 236, 10.1137/0713023 Greer, 1976, An associative logic matrix, IEEE J. Solid State Circuits, SC-11, 679, 10.1109/JSSC.1976.1050798 Hachtel, 1982, Techniques for programmable logic array folding, 147 Suwa, 1981, A computer-aided-design system for segment-folded PLA macro-cells, 398 Wood, 1979, A high density programmable logic array chip, IEEE Trans. Comput., C-28, 602, 10.1109/TC.1979.1675427