Optimization of deep reactive ion etching for microscale silicon hole arrays with high aspect ratio
Tóm tắt
During deep reactive ion etching (DRIE), microscale etch masks with small opening such as trenches or holes suffer from limited aspect ratio because diffusion of reactive ions and free radicals become progressively difficult as the number of DRIE cycle increases. For this reason, high aspect ratio structures of microscale trenches or holes are not readily available with standard DRIE recipes and microscale holes are more problematic than trenches due to omnidirectional confinement. In this letter, we propose an optimization for fabrication of high aspect ratio microscale hole arrays with an improved cross-sectional etch profile. Bias voltage and inductively coupled plasma power are considered as optimization parameters to promote the bottom etching of the high aspect ratio hole array. In addition, flow rates of octafluorocyclobutane (C
$$_{4}$$
F
$$_{8}$$
) and sulfur hexafluoride (SF
$$_{6}$$
) for passivation and depassivation steps, respectively, are considered as optimization parameters to reduce the etch undercut. As a result of optimization, the aspect ratio of 20 is achieved for 1.3 μm-diameter hole array and etch area reduction at the bottom relative to the top is improved to 21%.
Tài liệu tham khảo
Park JS, Kang D-H, Kwak SM, Kim TS, Park JH, Kim TG, Baek S-H, Lee BC (2020) Low-temperature smoothing method of scalloped DRIE trench by post-dry etching process based on SF\(_{6}\) plasma. Micro Nano Syst Lett 8(1):1–8
Cho D-ID, Hong S, Lee M, Kim T (2015) A review of silicon microfabricated ion traps for quantum information processing. Micro Nano Syst Lett 3(1):1–12
Kamto A, Liu Y, Schaper L, Burkett SL (2009) Reliability study of through-silicon via (TSV) copper filled interconnects. Thin Solid Films 518(5):1614–1619
Richter K, Viehweger K, He J, Bartha J-W (2009) Creation of vias with optimized profile for 3-D through silicon interconnects (TSV). Plasma Process Polym 6(S1):193–197
Chen B, Miao J (2007) Influence of deep RIE tolerances on comb-drive actuator performance. J Phys D Appl Phys 40(4):970–976
Kim M, Park J-H, Jeon J-A, Yoo B-W, Park IH, Kim Y-K (2009) High fill-factor micromirror array using a self-aligned vertical comb drive actuator with two rotational axes. J Micromech Microeng 19(3):035014
Shi Z, Jefimovs K, Romano L, Stampanoni M (2020) Towards the fabrication of high-aspect-ratio silicon gratings by deep reactive ion etching. Micromachines 11(9):864
Tang Y, Sandoughsaz A, Owen KJ, Najafi K (2018) Ultra deep reactive ion etching of high aspect-ratio and thick silicon using a ramped-parameter process. J. Microelectromechanical Syst. 27(4):686–697
Wu B, Kumar A, Pamarthy S (2010) High aspect ratio silicon etch: a review. J Appl Phys 108(5):051101
Parasuraman J, Summanwar A, Marty F, Basset P, Angelescu DE, Bourouina T (2014) Deep reactive ion etching of sub-micrometer trenches with ultra high aspect ratio. Microelectron Eng 113:35–39
Finnegan PS, Hollowell AE, Arrington CL, Dagel AL (2019) High aspect ratio anisotropic silicon etching for X-ray phase contrast imaging grating fabrication. Mater Sci Semicond Process 92:80–85
Hollowell AE, Arrington CL, Finnegan P, Musick K, Resnick P, Volk S, Dagel AL (2019) Double sided grating fabrication for high energy X-ray phase contrast imaging. Mater Sci Semicond Process 92:86–90
Wang J (2012) Silicon-on-insulator out-of-plane electrostatic actuator with in situ capacitive position sensing. J Micro Nanolithogr MEMS MOEMS 11(3):033006
Song C, Wang Z, Chen Q, Cai J, Liu L (2008) High aspect ratio copper through-silicon-vias for 3D integration. Microelectron Eng 85(10):1952–1956
Ham Y-H, Kim D-P, Park K-S, Jeong Y-S, Yun H-J, Baek K-H, Kwon K-H, Lee K, Do L-M (2011) Dual etch processes of via and metal paste filling for through silicon via process. Thin Solid Films 519(20):6727–6731
Civale Y, Armini S, Philipsen H, Redolfi A, Velenis D, Croes K, Heylen N, El-Mekki Z, Vandersmissen K, Beyer G, Swinnen B, Beyne E (2012) Enhanced barrier seed metallization for integration of high-density high aspect-ratio copper-filled 3D through-silicon via interconnects. In: 2012 IEEE 62nd electronic components and technology conference. pp 822–826
Zhang D, Smith D, Kumarapuram G, Giridharan R, Kakita S, Rabie MA, Feng P, Edmundson H, England L (2015) Process development and optimization for 3 μm high aspect ratio via-middle through-silicon vias at wafer level. IEEE Trans Semicond Manuf 28(4):454–460
Imai S-i (2008) Bias power dependence of reactive ion etching lag in contact hole etching using inductively coupled fluorocarbon plasma. J Vac Sci Technol B Nanotechnol Microelectron 26(6):2008–2012