Optimization of Thermomechanical Reliability of Board-level Package-on-Package Stacking Assembly

lai, 0, optimal design towards enhancement of board-level thermomechanical reliability of bare-die-type chip-scale packages, Microelectron Rel

lee, 2005, robust design for the reliability optimization of wlcsp using response surface methodology, Proc IMAPS Int Tech Symp, 209

wang, 2005, robust design in enhancing thermomechanical reliability of board-level flip-chip packages implemented with organic or silicon substrates, Proc ANSYS Users Conf, 1.7

phadke, 1989, Quality Engineering Using Robust Design

10.1109/24.387372

10.1109/24.387375

skrzypek, 1993, Plasticity and Creep

10.1109/ECTC.2001.927900

10.1115/1.1413764

10.1109/96.475283

10.1016/j.microrel.2004.04.019

10.1109/6040.846645

10.1109/96.641505

10.1016/j.microrel.2004.03.013

10.1115/1.1604150

10.1115/1.1827271

10.1109/EPTC.2002.1185694

jagarkal, 2004, design optimization and reliability of pwb level electronic package, Proc Int Conf Thermal Mech Thermomech Phenom Electron Syst, 368, 10.1109/ITHERM.2004.1318306