Optimization of Data Allocation on CMP Embedded System with Data Migration

Chakraborty, P., Panda, P.R.: Integrating software caches with scratch pad memory. In: Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 201–210. ACM (2012)

Chakraborty, P., Panda, P.R.: Spm-sieve: a framework for assisting data partitioning in scratch pad memory based systems. In: Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p. 21. IEEE Press (2013)

Dong, X., Wu, X., Sun, G., Xie, Y., Li, H., Chen, Y.: Circuit and microarchitecture evaluation of 3D stacking magnetic ram (MRAM) as a universal memory replacement. In: 45th ACM/IEEE Design Automation Conference, 2008. DAC 2008, pp. 554–559. IEEE (2008)

Dong, X., Xu, C., Xie, Y., Jouppi, N.P.: Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. Comput.-Aided Des. Integr. Circuits Syst. IEEE Trans. 31(7), 994–1007 (2012)

Hu, J., Xue, C.J., Zhuge, Q., Tseng, W.C., Sha, E.H.M.: Write activity reduction on non-volatile main memories for embedded chip multiprocessors. ACM Trans. Embed. Comput. Syst. (TECS) 12(3), 77 (2013)

Hu, J., Zhuge, X.C.Q., Tseng, W.C., Sha, E.M.: Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In: Design, Automation & Test in Europe Conference & Exhibition, pp. 1–6 (2011)

Joo, Y., Niu, D., Dong, X., Sun, G., Chang, N., Xie, Y.: Energy-and endurance-aware design of phase change memory caches. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 136–141. European Design and Automation Association (2010)

Kandemir, M., Irwin, M.J., Chen, G., Kolcu, I.: compiler-guided leakage optimization for banked scratch-pad memories. Very Large Scale Integr. (VLSI) Syst. IEEE Trans. 13(10), 1136–1146 (2005)

Mangalagiri, P., Sarpatwari, K., Yanamandra, A., Narayanan, V., Xie, Y., Irwin, M.J., Karim, O.A.: A low-power phase change memory based hybrid cache architecture. In: Proceedings of the 18th ACM Great Lakes symposium on VLSI, pp. 395–398. ACM (2008)

Qiu, K., Zhao, M., Fu, C., Shi, L., Xue, C.J.: Migration-aware loop retiming for stt-ram based hybrid cache for embedded systems. In: 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 83–86. IEEE (2013)

Takase, H., Tomiyama, H., Takada, H.: Partitioning and allocation of scratch-pad memory for energy minimization of priority-based preemptive multi-task systems. IEICE Trans Fundam. Electron. Commun. Comput. Sci. 94(10), 1954–1964 (2011)

Udayakumaran, S., Barua, R.: Compiler-decided dynamic memory allocation for scratch-pad based embedded systems. In: Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 276–286. ACM (2003)

Wang, G., Ju, L., Jia, Z., Li, X.: Data allocation for embedded systems with hybrid on-chip scratchpad and caches. In: 2013 IEEE 10th International Conference on Embedded and Ubiquitous Computing (HPCC_EUC), pp. 366–373 (2013)

Wang, J., Dong, X., Xie, Y., Jouppi, N.P.: Endurance-aware cache line management for non-volatile caches. ACM Trans. Archit. Code Optim. (TACO) 11(1), 4 (2014)

Wu, X., Li, J., Zhang, L., Speight, E., Rajamony, R., Xie, Y.: Hybrid cache architecture with disparate memory technologies. In: ACM SIGARCH Computer Architecture News, vol. 37, pp. 34–45. ACM (2009)

Zhang, J., Deng, T., Gao, Q., Zhuge, Q., Sha, E.H.M.: Optimizing data placement of loops for energy minimization with multiple types of memories. J. Signal Process. Syst. 72(3), 151–164 (2013)