Optimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures
Tóm tắt
Từ khóa
Tài liệu tham khảo
Aleksejev I, Jutman A, Devadze S, Odintsov S, Wenzel T (2012) FPGA-based synthetic instrumentation for board test. In Proc. of International Test Conference, Austin, USA
Asset Intertech Inc., How to test high-speed memory with non-intrusive embedded instruments, Whitepaper, 2012.
Breuer MA, Narayanan S (1993) Reconfigurable Scan Chains, A Novel Approach to Reduce Test Application Time. In Proc. of International Conference on Computer-Aided Design, USA
Ehrenberg H, Russell B (2011) IEEE Std 1581 — a standardized test access methodology for memory devices. In Proc. of International Test Conference, Austin, USA
Escobar JHM, Sachße J, Ostendorff S, Wuttke H-D (2012) Automatic generation of an FPGA based embedded test system for printed circuit board testing. In Proc. of Latin American Test Workshop, Quito, Ecuador
Ferry J, Scesnak J, Shaikh S (2005) A strategy for board level in-system programmable built-in assisted test and built-in self test. In Proc. of Internation Test Conference, Austin, USA
Geiger PB, Butkovich S (2009) Boundary-scan adoption – an industry snapshot with emphasis on the semiconductor industry. In Proc. International Test Conference, USA
Goepel GmbH., Cascon Galaxy System.
Guo C, Zhang Y, Wen Z, Chen L, Li X, Liu Z, Wang M (2011) A novel configurable boundary-scan circuit design of SRAM-based FPGA. In Proc. of Computer Science and Automation Engineering, China
IEEE Standard test access port and boundary-scan architecture, 2001.
Intel Inc., Intel StrataFlash® Embedded Memory, Datasheet.
Intellitech Corp., Infrastructure IP for programming and test of in-system memory devices, Whitepaper, 2003.
Micron Technology Inc., Micron M25P32 Serial Flash Embedded Memory, Datasheet.
S. P. Morley et al. Selectable Length Partial Scan: a Method to Reduce Vector Length. in Proc. of Internation Test Conference, USA, 1991.
Nejedlo J, Khanna R (2009) Intel® IBIST, the full vision realized. In Proc. of International Test Conference, Santa Clara, USA
Parker KP (2003) The boundary-scan handbook. Kluwer Academic Publisher, Boston, MA, USA, p. 373
Quasem S, Gupta S (2004) Designing reconfigurable multiple scan chains for systems-on-Chip. In Proc. of VLSI Test Symposium, USA
Samaranayake S, Sitchinava N, Kapur R, Amin MB, Williams TW (2002) Dynamic scan: driving down the cost of test. In IEEE Computer, October
Spansion Inc., S29AL008D 8MBit Flash Memory, Datasheet.
Toai V, Zhiyuan W, Eaton T, Ghosh P, Huai L, Young L, Weili W, Rong F, Singletary D, Xinli G (2006) Design for Board and System Level Structural Test and diagnosis. In Proc. of International Test Conference, Santa Clara, USA
A. Tsertov, R. Ubar, A. Jutman, S. Devadze. SoC and Board Modeling for Processor-Centric Board Testing. In Proc. of 14th Euromicro Conference on Digital System Design, Oulu, Finland, 2011.
Wang S, Cao W, Wang L, Wang N, Tao P (2013) A novel structure of dynamic configurable scan chain bypassing unconcerned segments on the fly. In Proc. of International Conference on ASIC, China
Wohl P, Waicukauski JA, Colburn JE (2012) Enhancing testability by structured partial scan. In Proc. of VLSI Test Symposium, USA