Online multi-application mapping in photonic Network-on-Chip with mesh topology

Gunn, 2006, CMOS photonics for high-speed interconnects, IEEE Micro, 26, 58, 10.1109/MM.2006.32 Chan, 2010, Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis, J. Lightwave Technol., 28, 1305, 10.1109/JLT.2010.2044231 Magen Nir et al. Interconnect-power dissipation in a microprocessor, in: Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, ACM, 2004. Hendry Gilbert et al., Analysis of photonic networks for a chip multiprocessor using scientific applications, in: Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip, 2009, NoCS 2009, IEEE, 2009. Chan, 2010, Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis, J. Lightwave Technol., 28, 1305, 10.1109/JLT.2010.2044231 Reza, 2014, A loss aware scalable topology for photonic on chip interconnection networks, J. Supercomput., 68, 106, 10.1007/s11227-013-1026-4 Chan, 2008, Insertion loss analysis in a photonic interconnection network for on-chip and off-chip communications, IEEE Lasers Electro-Optics Soc. (LEOS) Shabani, 2016, Loss-aware switch design and non-blocking detection algorithm for intra-chip scale photonic interconnection networks, IEEE Trans. Comput., 65, 1789, 10.1109/TC.2015.2458866 Jianxun Ding, N.Bhuyan Laxmi, An adaptive submesh allocation strategy for two-dimensional mesh connected systems, International Conference on Parallel Processing, ICPP 1993, vol. 2, IEEE, 1993. Asadi, 2016, A routing algorithm for reducing optical loss in photonic Networks-on-Chip, Photonic Netw. Commun., 1 Zhu, 1992, Efficient processor allocation strategies for mesh-connected parallel computers, J. Parallel Distrib. Comput., 16, 328, 10.1016/0743-7315(92)90016-G Fusella, 2016, Minimizing power loss in optical networks-on-chip through application-specific mapping, Microprocess. Microsyst., 43, 4, 10.1016/j.micpro.2016.01.014 Reza, 2017, Non-preemptive offline multi-job mapping for a photonic network on a chip, Nano Commun. Netw., 11, 11, 10.1016/j.nancom.2016.09.004 Ruxandra Pop, Shashi Kumar, A survey of techniques for mapping and scheduling applications to Network-on-Chip systems, School of Engineering, Jonkoping University, Research Report 4, 2004, 4. Sahu, 2013, A survey on application mapping strategies for network-on-chip design, J. Syst. Archit., 59.1, 60, 10.1016/j.sysarc.2012.10.004 Xia, 2007, Ultracompact optical buffers on a silicon chip, Nat. Photonics, 1, 65, 10.1038/nphoton.2006.42 Chen-Ling Chou, Radu Marculescu, Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels, in: Proceedings of the 5th IEEE/ACM International Conference on Hardware/software Codesign and System Synthesis, ACM, 2007. Modarressi, 2013, Using task migration to improve non-contiguous processor allocation in NoC-based CMPs, J. Syst. Archit., 59, 468, 10.1016/j.sysarc.2013.03.011 Asadinia, 2012, Supporting non-contiguous processor allocation in mesh-based chip multiprocessors using virtual point-to-point links, IET Comput. Digit. Tech., 6, 302, 10.1049/iet-cdt.2011.0065 Shaw, 2002, Migration in single chip multiprocessors, IEEE Comput. Archit. Lett., 1, 10.1109/L-CA.2002.7 Vantrease Dana et al., Corona: System Implications of Emerging Nanophotonic Technology, ACM SIGARCH Computer Architecture News. Vol. 36. No. 3. IEEE Computer Society, 2008. Bogaerts, 2007, Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides, Opt. Lett., 32, 2801, 10.1364/OL.32.002801 Manipatruni, 2007, High speed carrier injection 18 Gb/s silicon micro-ring electro-optic modulator, Proc. Lasers Electro-Opt. Soc., 537 Solomon Assefa, et al., 20Gbps rec eiver based on germanium photodetector hybrid-integrated with 90nm CMOS amplifier, in: Quantum Electronics and Laser Science Conference, Optical Society of America, 2011. Yoo, 1997, An efficient task allocation scheme for 2D mesh architectures, IEEE Trans. Parallel Distrib. Syst., 8, 934, 10.1109/71.615439 Yoo, 2002, A fast and efficient processor allocation scheme for mesh connected multi computers, IEEE Trans. Parallel Distrib. Syst., 51, 46 Goh, 2008, Design and performance evaluation of combined first-fit task allocation and migration strategies in mesh multiprocessor systems, Parallel Comput., 34, 508, 10.1016/j.parco.2008.03.009 Yoo, 2002, A fast and efficient processor allocation scheme for mesh-connected multicomputers, IEEE Trans. Comput., 51, 46, 10.1109/12.980016 D.Das Sharma, DhirajK. Pradhan, A fast and efficient strategy for submesh allocation in mesh-connected parallel computers, in: Proceedings of the Fifth IEEE Symposium onParallel and Distributed Processing, 1993 , IEEE, 1993. Bertozzi Stefano et al., Supporting task migration in multi-processor systems-on-chip: a feasibility study, in: Proceedings of the Conference on Design, Automation and Test in Europe: Proceedings, European Design and Automation Association, 2006. Abubakar Haroon Rashid, Usman Aftab, Evaluation of load balancing strategies, in: National Conference on Emerging Technologies, 2004. Yang Ge, Parth Malani, Qinru Qiu, Distributed task migration for thermal management in many-core systems, in: Proceedings of the 47th Design Automation Conference, ACM, 2010. AyseKivilcim Coskun, Tajana Simunic Rosing, Keith Whisnant, Temperature aware task scheduling in MPSoCs, in: Proceedings of the Conference on Design, Automation and Test in Europe, EDA Consortium, 2007. Adam J. Ferrari, Stephen J. Chapin, Andrew S. Grimshaw. Process introspection: a heterogeneous checkpoint/restart mechanism based on automatic code modification. Technical Report CS-97-05, Department of Computer Science, University of Virginia, 1997. Prashanth P. Bungale, Swaroop Sridhar, Vinay Krishnamurthy, An approach to heterogeneous process state capture/recovery to achieve minimum performance overhead during normal execution, in: Proceedings of Parallel and Distributed Processing Symposium, 2003, International, IEEE, 2003. Zipf, 2009, A decentralised task mapping approach for homogeneous multiprocessor network-on-chips, Int. J. Reconfigurable Comput., 2009, 3, 10.1155/2009/453970 Chen Guangyu, Feihui Li, Mahmut Kandemir, Compiler-directed application mapping for NoC based chip multiprocessors, ACM SIGPLAN Notices. Vol. 42. No. 7. ACM, 2007. Carvalho, Ewerson, Ney Calazans, and Fernando Moraes. Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs, in: Proceeding 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP'07), IEEE, 2007. Chen-Ling Chou, Radu Marculescu, Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels, in: Proceedings of the 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis, ACM, 2007. Chou, 2008, User-aware dynamic task allocation in networks-on-chip, 2008 Des. Autom. Test. Eur. IEEE, 10.1109/DATE.2008.4484847 Srinivasan Murali, GiovanniDe Micheli, Bandwidth-constrained mapping of cores onto NoC architectures, in: Proceedings of the conference on Design, automation and test in Europe-Volume 2, IEEE Computer Society, 2004. Chou, 2008, Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels, IEEE Trans. Comput. Aided Des. Integr. Circuits, 27, 1866, 10.1109/TCAD.2008.2003301 Carvalho, Ewerson, Fernando Moraes. Congestion-aware task mapping in heterogeneous MPSoCs, in: International Symposium on System-on-Chip, SOC 2008, IEEE, 2008. Carvalho, 2010, Dynamic task mapping for MPSoCs, IEEE Des. Test. Comput., 27, 26, 10.1109/MDT.2010.106 Kandemir, 2005, Locality-aware process scheduling for embedded MPSoCs, Des. Autom. Test. Eur. IEEE, 10.1109/DATE.2005.198 Johnnie Chan, et al. Phoenixsim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks, in: Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 2010. Little, 1998, Ultra-compact Si-SiO 2 microring resonator optical channel dropping filters, IEEE Photonics Technol. Lett., 10, 549, 10.1109/68.662590 Andrew B. Kahng et al. ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, in: Proceedings of the conference on Design, Automation and Test in Europe. European Design and Automation Association, 2009. Chan, 2012, Photonic interconnection network architectures using wavelength-selective spatial routing for chip-scale communications, J. Opt. Commun. Netw., 4, 189, 10.1364/JOCN.4.000189