ORION 2.0: A Power-Area Simulator for Interconnection Networks

Andrew B. Kahng1, Bin Li2,3, Li-Shiuan Peh4, Kambiz Samadi5
1Departments of Computer Science and Engineering, and of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA
2Intel Corporation, Hillsboro, OR, USA
3Princeton University, Princeton, NJ, USA
4Department of Electrical Engineering and Computer Science, MIT, Cambridge, MA, USA
5Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA

Tóm tắt

Từ khóa


Tài liệu tham khảo

10.1109/MM.2007.4378783

10.1109/DATE.2009.5090700

10.1145/1250662.1250679

kumar, 2007, A 4.6 Tbits/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS, Proc ICCD, 63

10.1109/MICRO.2008.4771803

10.1145/1250662.1250681

10.1109/ICCD.1997.628902

thoziyoor, 2008, CACTI 5 1

wang, 2002, ORION: A power-performance simulator for interconnection networks, Proc MICRO, 294

10.1145/337292.337436

brooks, 2000, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA, 83

0, Netmaker

bona, 2004, System level power modeling and simulation of high-end industrial network-on-Chip, Proc DATE, 318

10.1109/ASPDAC.2008.4483952

10.1109/MICRO.2003.1253186

10.1109/TVLSI.2002.808433

10.1109/LPE.2003.1231841

bhat, 2005, Energy models for network-on-chip components

10.1145/1023833.1023849

10.1109/ISPASS.2009.4919636

10.1145/996566.996626

0, LEF/DEF Language

0, International Technology Roadmap for Semiconductors

0, Predictive Technology Model

0, Liberty File Format Liberty NCX User Guide

0, Magma BlastPower

0, ORION 2 0