Numerical investigation and temperature-based analysis of the analog performance of fully gate-covered junctionless FinFET

Moore, 1998, Cramming more components onto integrated circuits, Proc IEEE, 86, 82, 10.1109/JPROC.1998.658762 Frank, 2002, Power-constrained CMOS scaling limits, IBM J Res Dev, 46, 235, 10.1147/rd.462.0235 Chaudhry, 2004, Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review, IEEE Trans Device Mater Relib, 4, 99, 10.1109/TDMR.2004.824359 Hisamoto, 2000, FinFET-a self-aligned double-gate MOSFET scalable to 20nm, IEEE Trans Electron Devices, 47, 2320, 10.1109/16.887014 Wann, 1996, A comparative study of advanced MOSFET concepts, IEEE Trans Electron Devices, 43, 1742, 10.1109/16.536820 Semenov, 2002, Impact of technology scaling on thermal behavior of leakage current in sub-quarter micron MOSFETs: perspective of low temperature current testing, Microelectron J, 33, 985, 10.1016/S0026-2692(02)00071-X Colinge, 2010, Nanowire transistors without junctions, Nat Nanotechnol, 5, 225, 10.1038/nnano.2010.15 Park, 2012, Electrical characteristics of 20-nm junctionless Si nanowire transistors, Solid State Electron, 73, 7, 10.1016/j.sse.2011.11.032 Jeon, 2020, Channel width dependent subthreshold operation of tri-gate junctionless transistors, Solid State Electron, 171, 10.1016/j.sse.2020.107860 Kumar, 2018, Comprehensive analysis of sub-20nm black phosphorus based junctionless-recessed channel MOSFET for analog/RF applications, Superlattices Microstruct, 116, 171, 10.1016/j.spmi.2018.02.018 Cho, 2011, RF performance and small-signal parameter extraction of junctionless silicon nanowire MOSFETs, IEEE Trans Electron Devices, 58, 1388, 10.1109/TED.2011.2109724 Rios, 2011, Comparison of junctionless and conventional trigate transistors with $L_{g}$ down to 26nm, IEEE Electron Device Lett, 32, 1170, 10.1109/LED.2011.2158978 Mangal, 2021, Technology computer aided design of a novel fully gate covered channel junctionless SOI FinFET for high performance analog application, 406 Patterson, 2003, Electronic components and circuits for extreme temperature environments, 6 Elbuluk, 2005, Power electronic components, circuits and systems for deep space missions, 1156 Toan, 2020, Analysis of temperature effect in quadruple gate nano-scale FinFET, Silicon Kumar, 2020, Sub-10nm high-k dielectric SOI-FinFET for high performance low power applications, 310 Choi, 2007, Self-consistent approach to leakage power and temperature estimation to predict thermal runaway in FinFET circuits, IEEE Trans Comput Aided Des Integr Circ Syst, 26, 2059, 10.1109/TCAD.2007.906470 2016 Madan, 2016, Gate drain-overlapped-asymmetric gate dielectric-GAA-TFET: a solution for suppressed ambipolarity and enhanced ON state behavior, Appl Phys A, 122, 973, 10.1007/s00339-016-0510-0 Pradhan, 2014, Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET, Microelectron J, 45, 144, 10.1016/j.mejo.2013.11.016 Chen, 2014, Temperature dependences of threshold voltage and drain-induced barrier lowering in 60nm gate length MOS transistors, Microelectron Reliab, 54, 1109, 10.1016/j.microrel.2013.12.005 Godoy, 2001, A simple subthreshold swing model for short channel MOSFETs, Solid State Electron, 45, 391, 10.1016/S0038-1101(01)00060-0 Sreenivasulu, 2021, Design and temperature assessment of junctionless nanosheet FET for nanoscale applications, Silicon Madan, 2018, Temperature associated reliability issues of heterogeneous gate dielectric—gate all around—tunnel FET, IEEE Trans Nanotechnol, 17, 41, 10.1109/TNANO.2017.2650209