Marinissen, E.J., Challenges in Embedded Memory Design and Test, Proceedings of Design, Automation & Test in Europe, 2005, pp. 722–727.
Goor, A.J., Testing Semiconductor Memory, Theory and Practice, UK, Chichester: John Wiley & Sons, 1991.
Yarmolik, V.N., Murashko, I.A., Kummert, A., and Ivanyuk, A.A., Nerazrushayushchee testirovanie zapominayushchikh ustroistv (Non-Destroying Testing of Memory Devices), Minsk: Bestprint, 2005.
Nicolaidis, M., Transparent BIST for RAMs, Proceeding International Test Conference, Baltimore, MD, USA, September 1992, pp. 598–607.
Hellebrand, S., Wundelich, Y.-J., and Yarmolik, V.N., Symmetric Transparent BIST for RAMs, Proceedings of Design, Automation & Test in Europe, 1999, pp. 702–707.
Yarmolik, V.N., Hellebrand, S., and Wunderlich, H.J., Self-Adjusting Output Data Compression: an Effective BIST Technique for RAMs, Proceedings of Design, Automation & Test in Europe, 1998, pp. 173–179.
Zankovich, A.P., and Yarmolik, V.N., Local Symmetric Transparent Memory Testing, Proceedings 6th Int. Workshop on Design & Diagnostics of Electronic Circuits & Systems (DDECS), 2003, pp. 297–298.
Yarmolik, V.N., and Kachan, I.V., Self-Testing VLSI Design, The Netherlands, Amsterdam: Elsevier Science Publishers, 1993.