NANO-studio, the design environment of filter banks implemented in standard CMOS technology

Analog Integrated Circuits and Signal Processing - Tập 109 - Trang 323-333 - 2021
Andrzej Handkiewicz1, Mariusz Naumowicz2
1The Technical Department of AJP Gorzow Wlkp, Gorzow Wielkopolski, Poland
2The Department of Computing and Telecommunication, Poznan University of Technology, Poznan, Poland

Tóm tắt

The paper presents a method of optimizing frequency characteristics of filter banks in terms of their implementation in digital CMOS technologies in nanoscale. Usability of such filters is demonstrated by frequency-interleaved (FI) analog-to-digital converters (ADC). An analysis filter present in these converters was designed in switched-current technique. However, due to huge technological pitch of standard digital CMOS process in nanoscale, its characteristics substantially deviate from the required ones. NANO-studio environment presented in the paper allows adjustment, with transistor channel sizes as optimization parameters. The same environment is used at designing a digital synthesis filter, whereas optimization parameters are input and output conductances, gyration transconductances and capacitances of a prototype circuit. Transition between analog s and digital z domains is done by means of bilinear transformation. Assuming a lossless gyrator-capacitor (gC) multiport network as a prototype circuit, both for analysis and synthesis filter banks in FI ADC, is an implementation of the strategy to design filters with low sensitivity to parameter changes. An additional advantage is designing the synthesis filter as stable infinite impulse response (IIR) instead of commonly used finite impulse response (FIR) filters. It provides several dozen-fold saving in the number of applied multipliers.. The analysis and synthesis filters in FI ADC are implemented as filter pairs. An additional example of three-filter bank demonstrates versatility of NANO-studio software.

Tài liệu tham khảo

Altinoz, O, & Yilmaz, A. (2015). Parallelization of hooke-jeeves pattern recognition algorithm by using cuda for gpgpu. 23nd Signal Processing and Communications Applications Conference (SIU), pp. 1793–1796, https://doi.org/10.1109/SIU.2015.7130202. Braun, C. E., Chiwiacowsky, L. D., & Gómez, A. T. (2015). Variations of ant colony optimization for the solution of the structural damage identification problem. Procedia Computer Science, 51, 875–884. Handkiewicz, A. (1988). Two-dimensional sc filter design using a gyrator-capacitor prototype. International Journal of Circuit Theory and Applications, 16(1), 101–105. Handkiewicz, A. (1991). Two-dimensional switched capacitor filter design system for real-time image processing. Circuits and Systems for Video Technology, IEEE Transactions on, 1(3), 241–246. https://doi.org/10.1109/76.97986. Handkiewicz, A. (2002). Mixed-signal systems: a guide to CMOS circuit design. New York: IEEE Press. Handkiewicz, A., Katarzyński, P., Szczęsny, S., Wencel, J., & Śniatała, P. (2012). Analog filter pair design on the basis of a gyrator-capacitor prototype circuit. International Journal of Circuit Theory and Applications, 40(6), 539–550. Handkiewicz, A., Katarzyński, P., Szczęsny, S., Naumowicz, M., Melosik, M., & Śniatała, P. (2014a). Vhdl-ams in switched-current analog filter pair design based on a gyrator-capacitor prototype circuit. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 27(2), 268–281. Handkiewicz, A., Katarzyński, P., Szczęsny, S., Naumowicz, M., Melosik, M., Śniatała, P., & Kropidlowski, M. (2014b). Design automation of a lossless multiport network and its application to image filtering. Expert Systems with Applications: An International Journal, 41(5), 2211–2221. https://doi.org/10.1016/j.eswa.2013.09.019. Handkiewicz, A., Szczęsny, S., Naumowicz, M., Katarzyński, P., Melosik, M., Śniatała, P., & Kropidłowski, M. (2015). Si-studio, a layout generator of current mode circuits. Expert Systems with Applications, 42(6), 3205–3218. Handkiewicz, A., Szczęsny, S., & Kropidlowski, M. (2018). Over rail-to-rail fully differential voltage-to-current converters for nm scale cmos technology. Analog Integrated Circuits and Signal Processing, 94, 139–146. https://doi.org/10.1007/s10470-017-1071-7. Handkiewicz, A., Kropidlowski, M., Szczęsny, S., & Naumowicz, M. (2019). Adc based on a fully differential current mode integrator. Analog Integrated Circuits and Signal Processing, 100(2), 327–334. https://doi.org/10.1007/s10470-019-01456-4. Jendernalik, W., Blakiewicz, G., Handkiewicz, A., & Melosik, M. (2013). Analogue cmos asics in image processing systems. Metrology and Measurement Systems, 20(4), 613–622. https://doi.org/10.2478/mms-2013-0052. Kalathil, S., & Elias, E. (2015). Prototype filter design approaches for near perfect reconstruction cosine modulated filter banks - a review. Journal of Signal Processing Systems, 81, 183–195. https://doi.org/10.1007/s11265-014-0929-5. Qiu, L., Zheng, Y., & Siek, L. (2014). Design of frequency-interleaved adc with mismatch compensation. Electronics Letters, 50(9), 659–661. https://doi.org/10.1049/el.2014.0577. Löwenborg, P., Johansson, H., & Wanhammar, L. (2003). Two-channel digital and hybrid analog/digital multirate filter banks with very low-complexity analysis or synthesis filters. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 50(7), 355–367. https://doi.org/10.1109/TCSII.2003.813589. Magalhaes, J. P., Vieira, J. M. N., Gómez-García, R., & Carvalho, N. B. (2013). Bio-inspired hybrid filter bank for software-defined radio receivers. IEEE Transactions on Microwave Theory and Techniques, 61(4), 1455–1466. https://doi.org/10.1109/TMTT.2013.2246184. Melosik, M., Katarzynski, P., & Handkiewicz, A. (2013). gc-studio - the environment for automated filter design. Bulletin of the Polish Academy of Sciences: Technical Sciences, 61(2), 541–544. https://doi.org/10.2478/bpasts-2013-0054. Naumowicz, M., Melosik, M., Katarzynski, P., & Handkiewicz, A. (2013). Automation of cmos technology migration illustrated by rgb to ycrcb analogue converter. Opto-Electronics Review, 21, 326–331. https://doi.org/10.2478/s11772-013-0097-3. Naumowicz, M., Melosik, M., & Katarzyński, P. (2013). Technology migration of analogue cmos circuits using hooke-jeeves algorithm and genetic algorithms in multi-core cpu systems. Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013, pp. 267–272. Raychaudhuri, D., & Mandayam, N. B. (2012). Frontiers of wireless and mobile communications. Proceedings of the IEEE, 100(4), 824–840. https://doi.org/10.1109/JPROC.2011.2182095. Simón Gálvez, M. F., Elliott, S. J., & Cheer, J. (2015). Time domain optimization of filters used in a loudspeaker array for personal audio. IEEE/ACM Transactions on Audio, Speech, and Language Processing, 23(11), 1869–1878. https://doi.org/10.1109/TASLP.2015.2456428. Szczęsny, S., Naumowicz, M., & Handkiewicz, A. (2012). Si-studio − environment for si circuits design automation. Bulletin of the Polish Academy of Sciences: Technical Sciences, 60(4), 757–762. https://doi.org/10.2478/v10175-012-0087-5. Vaidyanathan, P. P. (1990). Multirate digital filters, filter banks, polyphase networks, and applications: a tutorial. Proceedings of the IEEE, 78(1), 56–93. https://doi.org/10.1109/5.52200. Voronenko, Y., & Püschel, M. (2007). Multiplierless multiple constant multiplication. ACM Transactions on Algorithms, 3(2), 5127–5142. https://doi.org/10.1145/1240233.1240234. Wyers, E., Morton, M., Sollner, G., Kelley, C., & Franzon, P. (2016). A generally applicable calibration algorithm for digitally reconfigurable self-healing rfics. IEEE Transactions on Very Large Scale Integration Systems (VLSI), 24, 1151–1164. https://doi.org/10.1109/TVLSI.2015.2424211. Zhao, S., & Chan, S. (2009). Design and multiplierless realization of digital synthesis filters for hybrid-filter-bank a/d converters. Circuits and Systems I: Regular Papers, IEEE Transactions on, 56(10), 2221–2233. https://doi.org/10.1109/TCSI.2008.2012213. Śniatała, P., Naumowicz, M., Handkiewicz, A., Szczęsny, S., de Melo, J., Paulino, N., & Goes, J. (2015). Current mode sigma-delta modulator designed with the help of transistor’s size optimization tool. Bulletin of the Polish Academy of Sciences Technical Sciences, 63, 919–922. https://doi.org/10.1515/bpasts-2015-0104.