NAND/NOR adiabatic gates: power consumption evaluation and comparison versus the fan-in
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications - Tập 49 Số 9 - Trang 1253-1262 - 2002
Tóm tắt
In this paper, adiabatic and conventional CMOS NAND/NOR gates are analytically compared at the gate level versus the fan-in. The comparison was carried out assuming both an assigned power supply and setting it to minimize power consumption. The analysis led to simple expressions, independent of the technology used which allow us to understand how the power advantage of adiabatic logic diminishes when the complexity of the implemented Boolean function is increased. The analytical results were validated by Spice simulations using both 0.8- and 0.35-/spl mu/m CMOS technology. The analysis shows that with the technologies considered for the nonoptimized design, the adiabatic style is advantageous at frequencies lower than about 30 MHz. This advantage is drastically reduced to frequencies below 1 MHz when there is a fan-in higher than five. These values are further reduced by a factor of eight in the case of optimized design. In this paper, technological trends together with a partially adiabatic style are also considered and discussed.
Từ khóa
#Energy consumption #CMOS technology #Power supplies #Frequency #Very large scale integration #CMOS logic circuits #Boolean functions #Analytical models #Design optimization #Integrated circuit technologyTài liệu tham khảo
10.1109/82.633443
10.1109/4.499727
lo, 1999, An adiabatic differential logic for low-power digital systems, IEEE Trans Circuits Syst II, 46, 1245
10.1023/A:1008246827592
ye, 1996, Energy recovery circuits using reversible and partially reversible logic, IEEE Trans Circuits Syst I, 43, 769, 10.1109/81.536746
10.1109/4.641689
rabaey, 1996, Kluwer Academic
10.1007/978-1-4615-2355-0
10.1109/4.668983
ye, 2001, QSERL: Quasistatic energy recovery logic, IEEE J Solid-State Circuits, 36, 239, 10.1109/4.902764
10.1109/ISCAS.2000.856407
alioto, 2000, Performance evaluation of adiabatic gates, IEEE Trans Circuits Syst I, 47, 1297, 10.1109/81.883324
10.1007/978-1-4615-2325-3
rabaey, 1996, Digital Integrated Circuits (A Design Perspective)
10.1109/101.666588
10.1017/CBO9781139166980
standley, 1986, Improved signal delay bounds for RC tree networks
10.1109/T-C.1975.224279
10.1109/TCAD.1983.1270037
10.1109/JPROC.1999.752521
10.1109/4.748187
10.1145/224081.224115
10.1007/978-1-4615-2325-3_6
10.1109/92.335009
athas, 1995, Energy-recovery CMOS, Low Power Digital Design Methodologies
roy, 2000, Low-Power CMOS VLSI Circuit Design
kuo, 1999, Low-Voltage CMOS VLSI Circuits
seitz, 1985, Hot-clock NMOS, Proc 1985 Chapel Hill Conf VLSI, 1
10.1109/JSSC.1967.1049821