Multipath recycling method for transconductance enhancement of folded cascade amplifier

Sansen, 2006 Razavi, 2001 Taherzadeh-Sani M, Hamoui AA. A reconfigurable 10–12b 0.4-44 MS/s pipelined ADC with 0.35-0.5 pJ/step in 1.2 V 90 nm digital CMOS. In: IEEE European Solid-State Circuits Conf., 2010. p. 382–5. Hernes B, Bjornsen J, Andersen TN, Vinje A, Korsvoll H, Telsto F, et al. A 92.5 mW 205 MS/s 10b pipeline IF ADC implemented in 1.2 V/3.3 V 0.13 μm CMOS. IEEE ISSCC Dig Tech Papers; 2007. p. 462–3. Geelen G, Paulus E, Simanjuntak D, Pastoor H, Verlinden R. A 90 nm CMOS 1.2 V 10b power and speed programmable pipelined ADC with 0.5 pJ/conversion-step. IEEE ISSCC Dig Tech Papers; 2006. p. 214–5. Assaad, 2007, Enhancing general performance of folded cascode amplifier by recycling current, Electron Lett, 43, 10.1049/el:20072031 Assaad, 2009, The recycling folded cascode: a general enhancement of the folded cascode amplifier, IEEE J Solid-State Circ, 44, 2535, 10.1109/JSSC.2009.2024819 Li, 2010, Transconductance enhancement method for operational transconductance amplifiers, Electron Lett, 46, 1321, 10.1049/el.2010.1575 Lin, 2007, A 0.8-V 0.25-mW current-mirror OTA with 160-MHz GBW in 0.18-m CMOS, Circ Syst II: Express Briefs IEEE Trans, 54, 131, 10.1109/TCSII.2006.886465 Adut, 2006, A 10.7-MHz sixth-order SC ladder filter in 0.35um CMOS technology, Circ Syst I: Regular Pap IEEE Trans, 53, 1625