Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergence

Chalamala, 2007, Portable electronics and the widening energy gap, IEEE Proc., 95, 2106, 10.1109/JPROC.2007.908052 D.E. Lackey, P.S. Zuchowski, T.R. Bednar, D.W. Stout, S.W. Gould, J.M. Cohn, Managing power and performance for system-on-chip designs using voltage islands, in: IEEE/ACM International Conference on Computer Aided Design, 2002, pp. 195–202. Chang, 1997, Energy minimization using multiple supply voltages, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, 5, 436, 10.1109/92.645070 W.-P. Lee, H.-Y. Liu, Y.-W. Chang, An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning, in: IEEE/ACM International Conference on Computer Aided Design, 2007, pp. 650–655. Q. Zaichen, E.F. Young, Multi-voltage floorplan design with optimal voltage assignment, in: Proceedings of the 2009 International Symposium on Physical Design, 2009, pp. 13–18. Ma, 2011, Msv-driven floorplanning, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30, 1152, 10.1109/TCAD.2011.2131890 J. Hu, Y. Shin, N. Dhanwada, R. Marculescu, Architecting voltage islands in core-based system-on-a-chip designs, in: ACM/IEEE International Symposium on Low Power Electronics and Design, 2004, pp. 180–185. W. Hung, G. Link, Y. Xie, N. Vijaykrishnan, N. Dhanwadaf, J. Conner, Temperature-aware voltage islands architecting in system-on-chip design, in: International Conference on Computer Design, 2005, pp. 689–694. Ma, 2010, Multivoltage floorplan design, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29, 607, 10.1109/TCAD.2010.2042895 Lin, 2014, F-fm, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33, 1681, 10.1109/TCAD.2014.2351571 Mahabadi, 2015, Critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systems, Integr. VLSI J., 48, 21, 10.1016/j.vlsi.2014.05.002 R.L.S. Ching, E.F.Y. Young, K.C.K. Leung, C. Chu, Post-placement voltage island generation, in: IEEE/ACM International Conference on Computer Aided Design, New York, NY, USA, 2006, pp. 641–646. Leung, 2012, Postplacement voltage island generation, ACM Trans. Des. Autom. Electron. Syst., 17, 4:1, 10.1145/2071356.2071360 H. Wu, I.-M. Liu, M.D.F. Wong, Y. Wang, Post-placement voltage island generation under performance requirement, in: IEEE/ACM International Conference on Computer Aided Design, Washington, DC, USA, 2005, pp. 309–316. H. Xiang, H. Qian, C. Zhou, Y.-S. Lin, F. Yee, A. Sullivan, P.-F. Lu, Row based dual-vdd island generation and placement, in: Proceedings of the Design Automation Conference, 2014, pp. 1–6. W.-K. Mak, J.-W. Chen, Voltage island generation under performance requirement for soc designs, in: Asia and South Pacific Design Automation Conference, 2007, pp. 798–803. Sengupta, 2009, Application-driven voltage-island partitioning for low-power system-on-chip design, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28, 316, 10.1109/TCAD.2009.2013270 Chu, 2014, Efficient nonrectangular shaped voltage island aware floorplanning with nonrandomized searching engine, Microelectron. J., 45, 382, 10.1016/j.mejo.2014.01.006 Lin, 2012, SKB-Tree, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 20, 473, 10.1109/TVLSI.2011.2104983 B. Yu, S. Dong, S. Goto, S. Chen, Voltage-island driven floorplanning considering level-shifter positions, in: Proceedings of the 19th ACM Great Lakes symposium on VLSI, 2009, pp. 51–56. Lee, 2009, Voltage-island partitioning and floorplanning under timing constraints, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28, 690, 10.1109/TCAD.2009.2013997 X. Zhang, Z. Lin, S. Chen, T. Yoshimura, An efficient level-shifter floorplanning method for multi-voltage design, in: IEEE 9th International Conference on ASIC, 2011, pp. 421–424. J.-M. Lin, W.-Y. Cheng, C.-L. Lee, R. C. Hsu, Voltage island-driven floorplanning considering level shifter placement, in: 17th Asia and South Pacific Design Automation Conference, 2012, pp. 443–448. W.-P. Lee, H.-Y. Liu, Y.-W. Chang, Voltage island aware floorplanning for power and timing optimization, in: IEEE/ACM International Conference on Computer Aided Design, 2006, pp. 389–394. Usami, 1998, Automated low-power technique exploiting multiple supply voltages applied to a media processor, IEEE J. Solid-State Circuits, 33, 463, 10.1109/4.661212 M. Keating, D. Flynn, A. Robert, A. Gibbons, K. Shi, Low Power Methodology Manual: For System on Chip Design, 2007. Chi, 2007, Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 15, 637, 10.1109/TVLSI.2007.898650 Wang, 2012, Novel voltage choice and min-cut based assignment for dual-vdd system, IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 95, 2208, 10.1587/transfun.E95.A.2208 X. Wei, W.-C. Tang, Y.-L. Wu, C. Sze, C. Alpert, Mountain-mover: an intuitive logic shifting heuristic for improving timing slack violating paths, in: Proceedings of the Asia and South Pacific Design Automation Conference, 2013, pp. 350–355. E. Wong, S.K. Lim, Whitespace redistribution for thermal via insertion in 3D stacked ICs, in: International Conference on Computer Design, 2007, pp. 267–272. Yan, 2010, Defer, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29, 367, 10.1109/TCAD.2010.2041850 Gurobi Optimizer, 〈http://www.gurobi.com〉. Z. Chu, Y. Xia, L. Wang, Level shifter planning for timing constrained multi-voltage SoC floorplanning, in: Proceedings of the Great Lakes Symposium on VLSI, 2014, pp. 329–334.