Modeling of program/erase transient in heterogeneous SiNx charge trap flash memories

Kim, 2006, 9 Park, 2006, Highly manufacturable 32gb multi–level nand flash memory with 0.0098 μm 2 cell size using tanos (si-oxide-al2o3-tan) cell technology, 1 Lu, 2012, Future prospects of nand flash memory technology-the evolution from floating gate to charge trapping to 3d stacking, J. Nanosci. Nanotechnol., 12, 7604, 10.1166/jnn.2012.6650 Lee, 2003, A novel sonos structure of sio2/sin/al2o3with tan metal gate for multi-giga bit flash memories 2012 Choi, 2011, 3d approaches for non-volatile memory, 178 Park, 2014, A world's first product of three-dimensional vertical nand flash memory and beyond, 1 Du, 2014, Overview of 3d nand flash and progress of split-page 3d vertical gate (3dvg) nand architecture, 1 Sandhya, 2008, 406 Van den bosch, 2008, 128 Goel, 2009, Erase and retention improvements in charge trap flash through engineered charge storage layer, IEEE Electron. Device Lett., 30, 216, 10.1109/LED.2009.2012397 Chen, 2004, Performance improvement of sonos memory by bandgap engineering of charge-trapping layer, IEEE Electron. Device Lett., 25, 205, 10.1109/LED.2004.825163 Wu, 2005, Sonos device with tapered bandgap nitride layer, IEEE Trans. Electron. Dev., 52, 987, 10.1109/TED.2005.846347 Haddad, 2013, Highly scalable and manufacturable heterogeneous charge trap nand technology, 60 Tehrani, 2013, Advancement in charge-trap flash memory technology, 9 Sandhya, 2009, Influence of sin composition on program and erase characteristics of sanos-type flash memories, 1 Choi, 2007, 83 Fujii, 2010, 956 Vianello, 2011, Explanation of the charge-trapping properties of silicon nitride storage layers for nvm devices part i: experimental evidences from physical and electrical characterizations, IEEE Trans. Electron. Dev., 58, 2483, 10.1109/TED.2011.2140116 Vianello, 2011, Explanation of the charge trapping properties of silicon nitride storage layers for nvms—part ii: atomistic and electrical modeling, IEEE Trans. Electron. Dev., 58, 2490, 10.1109/TED.2011.2156407 Vianello, 2009, Experimental and simulation analysis of program/retention transients in silicon nitride-based nvm cells, IEEE Trans. Electron. Dev., 56, 1980, 10.1109/TED.2009.2026113 Padovani, 2011, A comprehensive understanding of the erase of tanos memories through charge separation experiments and simulations, IEEE Trans. Electron. Dev., 58, 3147, 10.1109/TED.2011.2159722 Vishnyakov, 2009, The charge transport mechanism in silicon nitride: multi-phonon trap ionization, Solid State Electron., 53, 251, 10.1016/j.sse.2008.07.005 Driussi, 2014, Simulation study of the trapping properties of hfo2-based charge-trap memory cells, IEEE Trans. Electron. Dev., 61, 2056, 10.1109/TED.2014.2316374 Robertson, 1994, Defects and hydrogen in amorphous silicon nitride, Phil. Mag. B, 69, 307, 10.1080/01418639408240111 Mauri, 2008, A new physics-based model for tanos memories program/erase, 1 Fujita, 1985, Dangling bonds in memory-quality silicon nitride films, J. Electrochem. Soc., 132, 398, 10.1149/1.2113850 Mauri, 2011, Comprehensive numerical simulation of threshold-voltage transients in nitride memories, Solid State Electron., 56, 23, 10.1016/j.sse.2010.11.004 Lo, 1999, Modeling characterization of quantization, polysilicon depletion, and direct tunneling effects in mosfets with ultrathin oxides, IBM J. Res. Dev., 43, 327, 10.1147/rd.433.0327 Rana, 1996, Self-consistent modeling of accumulation layers and tunneling currents through very thin oxides, Appl. Phys. Lett., 69, 1104, 10.1063/1.117072 Li, 2006, Physically based quantum-mechanical compact model of mos devices substrate-injected tunneling current through ultrathin (eot ~ 1 nm) sio2 and high-k gate stacks, IEEE Trans. Electron. Dev., 53, 1096, 10.1109/TED.2006.871877 Register, 1999, Analytic model for direct tunneling current in polycrystalline silicon-gate metal-oxide-semiconductor devices, Appl. Phys. Lett., 74, 457, 10.1063/1.123060 Selmi, 1999, 153 Frenkel, 1938, On pre-breakdown phenomena in insulators and electronic semi-conductors, Phys. Rev., 54, 647, 10.1103/PhysRev.54.647 Makram-Ebeid, 1982, Quantum model for phonon-assisted tunnel ionization of deep levels in a semiconductor, Phys. Rev. B, 25, 6406, 10.1103/PhysRevB.25.6406 Parkhomenko, 2017, Origin of visible photoluminescence from si-rich and n-rich silicon nitride films, Thin Solid Films, 626, 70, 10.1016/j.tsf.2017.02.027 Chen, 2018, An erase efficiency boosting strategy for 3d charge trap nand flash, IEEE Trans. Comput., 67, 1246, 10.1109/TC.2018.2818118 Suhane, 2009, Validation of retention modeling as a trap-profiling technique for sin-based charge-trapping memories, IEEE Electron. Device Lett., 31, 77, 10.1109/LED.2009.2035718 Scharfetter, 1969, Large-signal analysis of a silicon read diode oscillator, IEEE Trans. Electron. Dev., 16, 64, 10.1109/T-ED.1969.16566 Mahajan, 2016, Finite element modeling of fowler-nordheim program-erase process in high- k interpoly dielectric flash memories, IEEE Trans. Electron. Dev., 63, 4729, 10.1109/TED.2016.2616370 Solanki, 2017, Finite-element modeling of retention in nanocrystal flash memories with high- k interpoly dielectric stack, IEEE Trans. Electron. Dev., 64, 4897, 10.1109/TED.2017.2757018 Vianello, 2008, Impact of the charge transport in the conduction band on the retention of si-nitride based memories, 107 Mine, 2007, Electron trap characteristics of silicon rich silicon nitride thin films, Jpn. J. Appl. Phys., 46, 3206, 10.1143/JJAP.46.3206